View PIC12F683-ISNV01_8971565.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? 2007 microchip technology inc. ds41211d pic12f683 data sheet 8-pin flash-based, 8-bit cmos microcontrollers with nanowatt technology downloaded from: http:///
ds41211d-page ii ? 2007 microchip technology inc. information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. it is your responsibility to ensure that your application meets with your specifications. microchip makes no representations or warranties of any kind whether express or implied, written or oral, statutory or otherwise, related to the information, including but not limited to its condition, quality, performance, merchantability or fitness for purpose . microchip disclaims all liability arising from this information and its use. use of microchip devices in life support and/or safety applications is entirely at the buyers risk, and the buyer agrees to defend, indemnify and hold harmless microchip from any and all damages, claims, suits, or expenses resulting from such use. no licenses are conveyed, implicitly or otherwise, under any microchip intellectual property rights. trademarks the microchip name and logo, the microchip logo, accuron, dspic, k ee l oq , k ee l oq logo, micro id , mplab, pic, picmicro, picstart, pro mate, powersmart, rfpic, and smartshunt are registered tr ademarks of microchip technology incorporated in the u.s.a. and other countries. amplab, filterlab, linear active thermistor, migratable memory, mxdev, mxlab, ps logo, seeval, smartsensor and the embedded control solutions company are registered trademarks of micr ochip technology incorporated in the u.s.a. analog-for-the-digital age, appl ication maestro, codeguard, dspicdem, dspicdem.net, dspicworks, ecan, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, mindi, miwi, mpasm, mplab certified logo, mplib, mplink, pickit, picdem, picdem.net, piclab, pictail, powercal, powerinfo, powermate, powe rtool, real ice, rflab, rfpicdem, select mode, smart serial, smarttel, total endurance, uni/o, wiperlock and zena are trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of mi crochip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2007, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. note the following details of the code protection feature on microchip devices: ? microchip products meet the specification cont ained in their particular microchip data sheet. ? microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions. ? there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchips data sheets. most likely, the person doing so is engaged in theft of intellectual property. ? microchip is willing to work with the customer who is concerned about the integrity of their code. ? neither microchip nor any other semiconductor manufacturer c an guarantee the security of their code. code protection does not mean that we are guaranteeing the product as unbreakable. code protection is constantly evolving. we at microchip are committed to continuously improving the code protection features of our products. attempts to break microchips c ode protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona, gresham, oregon and mountain view, california. the companys quality system processes and procedures are for its pic ? mcus and dspic ? dscs, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchips quality system for the design and manufacture of development systems is iso 9001:2000 certified. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 1 pic12f683 8-pin flash-based, 8-bit cm os microcontrollers with nanowatt technology high-performance risc cpu: ? only 35 instructions to learn: - all single-cycle instructions except branches ? operating speed: - dc C 20 mhz oscillator/clock input - dc C 200 ns instruction cycle ? interrupt capability ? 8-level deep hardware stack ? direct, indirect and relative addressing modes special microcontroller features: ? precision internal oscillator: - factory calibrated to 1%, typical - software selectable frequency range of 8 mhz to 125 khz - software tunable - two-speed start-up mode - crystal fail detect for critical applications - clock mode switching during operation for power savings ? power-saving sleep mode ? wide operating voltage range (2.0v-5.5v) ? industrial and extended temperature range ? power-on reset (por) ? power-up timer (pwrt) and oscillator start-up timer (ost) ? brown-out reset (bor) with software control option ? enhanced low-current watchdog timer (wdt) with on-chip oscillator (software selectable nomi- nal 268 seconds with full prescaler) with software enable ? multiplexed master clear with pull-up/input pin ? programmable code protection ? high endurance flash/eeprom cell: - 100,000 write flash endurance - 1,000,000 write eeprom endurance - flash/data eeprom retention: > 40 years low-power features: ? standby current: - 50 na @ 2.0v, typical ? operating current: -11 a @ 32 khz, 2.0v, typical -220 a @ 4 mhz, 2.0v, typical ? watchdog timer current: -1 a @ 2.0v, typical peripheral features: ? 6 i/o pins with individual direction control: - high current source/sink for direct led drive - interrupt-on-pin change - individually programmable weak pull-ups - ultra low-power wake-up on gp0 ? analog comparator module with: - one analog comparator - programmable on-chip voltage reference (cv ref ) module (% of v dd ) - comparator inputs and output externally accessible ? a/d converter: - 10-bit resolution and 4 channels ? timer0: 8-bit timer/counter with 8-bit programmable prescaler ? enhanced timer1: - 16-bit timer/counter with prescaler - external timer1 gate (count enable) - option to use osc1 and osc2 in lp mode as timer1 oscillator if intosc mode selected ? timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler ? capture, compare, pwm module: - 16-bit capture, max resolution 12.5 ns - compare, max resolution 200 ns - 10-bit pwm, max frequency 20 khz ? in-circuit serial programming? (icsp?) via two pins device program memory data memory i/o 10-bit a/d (ch) comparators timers 8/16-bit flash (words) sram (bytes) eeprom (bytes) pic12f683 2048 128 256 6 4 1 2/1 downloaded from: http:///
pic12f683 ds41211d-page 2 ? 2007 microchip technology inc. 8-pin diagram (pdip, soic) 8-pin diagram (dfn) 8-pin diagram (dfn-s) table 1: 8-pin summary i/o pin analog comparators timer ccp interrupts pull-ups basic gp0 7 an0 cin+ ioc y icspdat/ulpwu gp1 6 an1/v ref cin- ioc y icspclk gp2 5 an2 cout t0cki ccp1 int/ioc y gp3 (1) 4 i o cy (2) mclr /v pp gp4 3 an3 t1g ioc y osc2/clkout gp5 2 t1cki ioc y osc1/clkin 1 v dd 8 v ss note 1: input only. 2: only when pin is configured for external mclr . v dd gp5/t1cki/osc1/clkin gp4/an3/t1g /osc2/clkout gp3/mclr /v pp v ss gp0/an0/cin+/icspdat/ulpwu gp1/an1/cin-/v ref /icspclk gp2/an2/t0cki/int/cout/ccp1 pic12f683 12 3 4 87 6 5 12 3 4 5 6 7 8 pic12f683 v ss gp0/an0/cin+/icspdat/ulpwu gp1/an1/cin-/v ref /icspclk gp2/an2/t0cki/int/cout/ccp1 v dd gp5/ticki/osc1/clkin gp4/an3/tig /osc2/clkout gp3/mclr /v pp 12 3 4 5 6 7 8 pic12f683 v ss gp0/an0/cin+/icspdat/ulpwu gp1/an1/cin-/v ref /icspclk gp2/an2/t0cki/int/cout/ccp1 v dd gp5/ticki/osc1/clkin gp4/an3/tig /osc2/clkout gp3/mclr /v pp downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 3 pic12f683 table of contents 1.0 device overview ....................................................... ...................................................... ............................................................. 5 2.0 memory organization .......................................... ................................................... ............ .......................................................... 7 3.0 oscillator module (with fail-safe clock monitor)............................................................... ............. ........................................... 19 4.0 gpio port....................................................................................... ............................................................................................ 31 5.0 timer0 module .............................................. ................................................... .............. ............................................................ 41 6.0 timer1 module with gate control...................................... ................................................... .... .................................................. 44 7.0 timer2 module .............................................. ................................................... .............. ............................................................ 49 8.0 comparator module.......................................... ................................................... .............. ......................................................... 51 9.0 analog-to-digital converter (adc) module ..................................... ............................................... ............................................ 61 10.0 data eeprom memory ................................................................... ...................................... .................................................... 71 11.0 capture/compare/pwm (ccp) module ....................................... ................................................... . .......................................... 75 12.0 special features of the cpu...................................................... .......................................... ...................................................... 83 13.0 instruction set summary ........................................................ ............................................ ...................................................... 101 14.0 development support............................................ ................................................... ......... ....................................................... 111 15.0 electrical specifications................................................... ............................................... .......................................................... 115 16.0 dc and ac characteristics graphs and tables................................... ............................................. ....................................... 137 17.0 packaging information................................................................ ...................................... ........................................................ 159 appendix a: data sheet revision history.................................... ................................................... . .................................................. 165 appendix b: migrating from other pic? devices ............................... ................................................... ........................................... 165 the microchip web site ....................................................................... .................................. ............................................................ 171 customer change notification service ....................................... ................................................... . ................................................... 171 customer support............................................... ................................................... ............. ............................................................... 171 reader response ................................................. ................................................... ............ .............................................................. 172 product identification system ................................................. ........................................................................................................... 173 to our valued customers it is our intention to provide our valued customers with the best documentation possible to ensure successful use of your micro chip products. to this end, we will continue to improve our publications to better suit your needs. our publications will be refined and enhanced as new volumes and updates are introduced. if you have any questions or comments regar ding this publication, please contact the marketing communications department via e-mail at docerrors@microchip.com or fax the reader response form in the back of this data sheet to (480) 792-4150. we welcome your feedback. most current data sheet to obtain the most up-to-date version of this data sheet, please register at our worldwide web site at: http://www.microchip.com you can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page . the last character of the literature number is the vers ion number, (e.g., ds30000a is version a of document ds30000). errata an errata sheet, describing minor operational differences fr om the data sheet and recommended workarounds, may exist for curren t devices. as device/doc umentation issues become known to us, we will publis h an errata sheet. the errata will specify the revisi on of silicon and revision of document to which it applies. to determine if an errata sheet exists for a particul ar device, please check with one of the following: ? microchips worldwide web site; http://www.microchip.com ? your local microchip sales office (see last page) when contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. customer notification system register on our web site at www.microchip.com to receive the most current information on all of our products. downloaded from: http:///
pic12f683 ds41211d-page 4 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 5 pic12f683 1.0 device overview the pic12f683 is covered by this data sheet. it is available in 8-pin pdip, soic and dfn-s packages. figure 1-1 shows a block diagram of the pic12f683 device. table 1-1 shows the pinout description. figure 1-1: pic12f 683 block diagram flash program memory 13 data bus 8 14 program bus instruction reg program counter ram file registers direct addr 7 ram addr 9 addr mux indirect addr fsr reg status reg mux alu w reg instruction decode & control timing generation osc1/clkin osc2/clkout 8 8 8 3 8-level stack 128 bytes 2k x 14 (13-bit) power-up timer oscillator start-up timer power-on reset watchdog timer mclr v ss brown-out reset 1 analog comparator timer0 timer1 data eeprom 256 bytes eedata eeaddr gp0 gp1 gp2 gp3 gp4 gp5 an0 an1 an2 an3 cin- cin+ cout t0cki int t1cki configuration internal oscillator v ref t1g v dd 8 timer2 ccp block ccp1 cv ref analog-to-digital converter downloaded from: http:///
pic12f683 ds41211d-page 6 ? 2007 microchip technology inc. table 1-1: pic12f683 pinout description name function input ty pe output type description v dd v dd power positive supply gp5/t1cki/osc1/clkin gp5 ttl cmos gpio i/o with prog. pull-up and interrupt-on-change t1cki st timer1 clock osc1 xtal crystal/resonator clkin st external clock input/rc oscillator connection gp4/an3/t1g /osc2/clkout gp4 ttl cmos gpio i/o with prog. pull-up and interrupt-on-change an3 an a/d channel 3 input t1g st timer1 gate osc2 xtal crystal/resonator clkout cmos f osc /4 output gp3/mclr /v pp gp3 ttl gpio input with interrupt-on-change mclr st master clear with internal pull-up v pp hv programming voltage gp2/an2/t0cki/int/cout/ccp1 gp2 st cmos gpio i/ o with prog. pull-up and interrupt-on-change an2 an a/d channel 2 input t0cki st timer0 clock input int st external interrupt cout cmos comparator 1 output ccp1 st cmos capture input/compare output/pwm output gp1/an1/cin-/v ref /icspclk gp1 ttl cmos gpio i/o with prog. pull-up and interrupt-on-change an1 an a/d channel 1 input cin- an comparator 1 input v ref an external voltage reference for a/d icspclk st serial programming clock gp0/an0/cin+/icspdat/ulpwu gp0 ttl cmos gpio i/o with prog. pull-up and interrupt-on-change an0 an a/d channel 0 input cin+ an comparator 1 input icspdat st cmos serial programming data i/o ulpwu an ultra low-power wake-up input v ss v ss power ground reference legend: an = analog input or output cmos = cmos compatible input or output ttl = ttl compatible input st = schmitt trigger input with cmos levels hv = high voltage xtal = crystal downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 7 pic12f683 2.0 memory organization 2.1 program memory organization the pic12f683 has a 13-bit program counter capable of addressing an 8k x 14 program memory space. only the first 2k x 14 (0000h-07ffh) for the pic12f683 is physically implemented. accessing a location above these boundaries will cause a wraparound within the first 2k x 14 space. the reset vector is at 0000h and the interrupt vector is at 0004h (see figure 2-1). figure 2-1: program memory map and stack for the pic12f683 2.2 data memory organization the data memory (see figure 2-2) is partitioned into two banks, which contain the general purpose registers (gpr) and the special function registers (sfr). the special function registers are located in the first 32 locations of each bank. register locations 20h-7fh in bank 0 and a0h-bfh in bank 1 are general purpose registers, implemented as static ram. register locations f0h-ffh in bank 1 point to addresses 70h-7fh in bank 0. all other ram is unimplemented and returns 0 when read. rp0 of the status register is the bank select bit. rp0 0 bank 0 is selected 1 bank 1 is selected pc<12:0> 13 0000h 0004h 0005h 07ffh 0800h 1fffh stack level 1 stack level 8 reset vector interrupt vector on-chip program memory call, returnretfie, retlw stack level 2 wraps to 0000h-07ffh note: the irp and rp1 bits of the status register are reserved and should always be maintained as 0 s. downloaded from: http:///
pic12f683 ds41211d-page 8 ? 2007 microchip technology inc. 2.2.1 general purpose register file the register file is organized as 128 x 8 in the pic12f683. each register is accessed, either directly or indirectly, through the file select register fsr (see section 2.4 indirect addressing, indf and fsr registers ). 2.2.2 special function registers the special function registers are registers used by the cpu and peripheral functions for controlling the desired operation of the device (see table 2-1). these registers are static ram. the special registers can be classified into two sets: core and peripheral. the special function registers associated with the core are described in this section. those related to the operation of the peripheral features are described in the section of that peripheral feature. figure 2-2: data memory map of the pic12f683 indirect addr. (1) tmr0 pcl status fsr gpio pclath intcon pir1 tmr1l tmr1h t1con 00h 01h02h 03h 04h 05h 06h 07h 08h 09h 0ah 0bh 0ch 0dh 0eh 0fh 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1ah 1bh 1ch 1dh 1eh 1fh 20h 7fh bank 0 unimplemented data memory locations, read as 0 . note 1: not a physical register. cmcon0 vrcon general purpose registers 96 bytes eedat eeadr eecon2 (1) file address file address wpu ioc indirect addr. (1) option_reg pcl status fsr trisio pclath intcon pie1 pcon 80h81h 82h 83h 84h 85h 86h 87h 88h 89h 8ah 8bh 8ch 8dh 8eh 8fh 90h 91h 92h 93h 94h 95h 96h 97h 98h 99h 9ah 9bh 9ch 9dh 9eh 9fh a0h ffh bank 1 adresh adcon0 eecon1 adresl ansel bfh general purpose registers 32 bytes accesses 70h-7fh f0h tmr2 t2con ccpr1l ccpr1h ccp1con wdtcon cmcon1 osccon osctune pr2 c0h efh downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 9 pic12f683 table 2-1: pic12f683 special registers summary bank 0 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor page bank 0 00h indf addressing this location uses contents of fsr to address data memory (not a physical register) xxxx xxxx 17, 90 01h tmr0 timer0 module register xxxx xxxx 41, 90 02h pcl program counters (pc) least significant byte 0000 0000 17, 90 03h status irp (1) rp1 (1) rp0 to pd zd cc 0001 1xxx 11, 90 04h fsr indirect data memory address pointer xxxx xxxx 17, 90 05h gpio gp5 gp4 gp3 gp2 gp1 gp0 --xx xxxx 31, 90 06h unimplemented 07h unimplemented 08h unimplemented 09h unimplemented 0ah pclath write buffer for upper 5 bits of program counter ---0 0000 17, 90 0bh intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 13, 90 0ch pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 15, 90 0dh unimplemented 0eh tmr1l holding register for the least significant byte of the 16-bit tmr1 xxxx xxxx 44, 90 0fh tmr1h holding register for the most significant byte of the 16-bit tmr1 xxxx xxxx 44, 90 10h t1con t1ginv tmr1ge t1ckps1 t1ckps0 t1oscen t1sync tmr1cs tmr1on 0000 0000 47, 90 11h tmr2 timer2 module register 0000 0000 49, 90 12h t2con toutps3 toutps2 toutps1 toutps0 tmr2on t2ckps1 t2ckps0 -000 0000 50, 90 13h ccpr1l capture/compare/pwm register 1 low byte xxxx xxxx 76, 90 14h ccpr1h capture/compare/pwm register 1 high byte xxxx xxxx 76, 90 15h ccp1con dc1b1 dc1b0 ccp1m3 ccp1m2 ccp1m1 ccp1m0 --00 0000 75, 90 16h unimplemented 17h unimplemented 18h wdtcon wdtps3 wdtps2 wdtps1 wdtps0 swdten ---0 1000 97, 90 19h cmcon0 c o u t cinv cis cm2 cm1 cm0 -0-0 0000 56, 90 1ah cmcon1 t1gss cmsync ---- --10 57, 90 1bh unimplemented 1ch unimplemented 1dh unimplemented 1eh adresh most significant 8 bits of the left shifted a/d result or 2 bits of right shifted result xxxx xxxx 61,90 1fh adcon0 adfm vcfg chs1 chs0 go/done adon 00-- 0000 65,90 legend: C = unimplemented locations read as 0 , u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented note 1: irp and rp1 bits are reserved, always maintain these bits clear. downloaded from: http:///
pic12f683 ds41211d-page 10 ? 2007 microchip technology inc. table 2-2: pic12f683 special function registers summary bank 1 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor page bank 1 80h indf addressing this location uses contents of fsr to address data memory (not a physical register) xxxx xxxx 17, 90 81h option_reg gppu intedg t0cs t0se psa ps2 ps1 ps0 1111 1111 12, 90 82h pcl program counters (pc) least significant byte 0000 0000 17, 90 83h status irp (1) rp1 (1) rp0 to pd zd cc 0001 1xxx 11, 90 84h fsr indirect data memory address pointer xxxx xxxx 17, 90 85h trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 32, 90 86h unimplemented 87h unimplemented 88h unimplemented 89h unimplemented 8ah pclath write buffer for upper 5 bits of program counter ---0 0000 17, 90 8bh intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 13, 90 8ch pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 14, 90 8dh unimplemented 8eh pcon ulpwue sboren p o r bor --01 --qq 16, 90 8fh osccon ircf2 ircf1 ircf0 osts (2) hts lts scs -110 x000 20, 90 90h osctune tun4 tun3 tun2 tun1 tun0 ---0 0000 24, 90 91h unimplemented 92h pr2 timer2 module period register 1111 1111 49, 90 93h unimplemented 94h unimplemented 95h wpu (3) w p u 5w p u 4 wpu2 wpu1 wpu0 --11 -111 34, 90 96h ioc ioc5 ioc4 ioc3 ioc2 ioc1 ioc0 --00 0000 34, 90 97h unimplemented 98h unimplemented 99h vrcon vren v r r vr3 vr2 vr1 vr0 0-0- 0000 58, 90 9ah eedat eedat7 eedat6 eedat5 eedat4 eedat3 eedat2 eedat1 eedat0 0000 0000 71, 90 9bh eeadr eeadr7 eeadr6 eeadr5 eeadr4 eeadr3 eeadr2 eeadr1 eeadr0 0000 0000 71, 90 9ch eecon1 wrerr wren wr rd ---- x000 72, 91 9dh eecon2 eeprom control register 2 (not a physical register) ---- ---- 72, 91 9eh adresl least significant 2 bits of the left shifted result or 8 bits of the right shifted result xxxx xxxx 66, 91 9fh ansel adcs2 adcs1 adcs0 ans3 ans2 ans1 ans0 -000 1111 33, 91 legend: C = unimplemented locations read as 0, u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented note 1: irp and rp1 bits are reserved, always maintain these bits clear. 2: osts bit of the osccon register reset to 0 with dual speed start-up and lp, hs or xt selected as the oscillator. 3: gp3 pull-up is enabled when mclre is 1 in the configuration word register. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 11 pic12f683 2.2.2.1 status register the status register, shown in register 2-1, contains: ? arithmetic status of the alu ? reset status ? bank select bits for data memory (sram) the status register can be the destination for any instruction, like any other register. if the status register is the destination for an instruction that affects the z, dc or c bits, then the write to these three bits is disabled. these bits are set or cleared according to the device logic. furthermore, the to and pd bits are not writable. therefore, the result of an instruction with the status register as destination may be different than intended. for example, clrf status , will clear the upper three bits and set the z bit. this leaves the status register as 000u u1uu (where u = unchanged). it is recommended, therefore, that only bcf, bsf, swapf and movwf instructions are used to alter the status register, because these instructions do not affect any status bits. for other instructions not affect- ing any status bits, see the instruction set summary. note 1: bits irp and rp1 of the status register are not used by the pic12f683 and should be maintained as clear. use of these bits is not recommended, since this may affect upward compatibility with future products. 2: the c and dc bits operate as a borrow and digit borrow out bit, respectively, in subtraction. register 2-1: status: status register reserved reserved r/w-0 r-1 r-1 r/w-x r/w-x r/w-x irp rp1 rp0 to pd zd cc bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 irp: this bit is reserved and should be maintained as 0 bit 6 rp1: this bit is reserved and should be maintained as 0 bit 5 rp0: register bank select bit (used for direct addressing) 1 = bank 1 (80h C ffh) 0 = bank 0 (00h C 7fh) bit 4 to : time-out bit 1 = after power-up, clrwdt instruction or sleep instruction 0 = a wdt time-out occurred bit 3 pd : power-down bit 1 = after power-up or by the clrwdt instruction 0 = by execution of the sleep instruction bit 2 z: zero bit 1 = the result of an arithmetic or logic operation is zero 0 = the result of an arithmetic or logic operation is not zero bit 1 dc: digit carry/bo rrow bit ( addwf , addlw,sublw,subwf instructions), for bo rrow , the polarity is reversed. 1 = a carry-out from the 4th low-order bit of the result occurred 0 = no carry-out from the 4th low-order bit of the result bit 0 c: carry/bo rrow bit (1) ( addwf , addlw, sublw, subwf instructions) 1 = a carry-out from the most significant bit of the result occurred 0 = no carry-out from the most significant bit of the result occurred note 1: for borrow , the polarity is reversed. a subtraction is executed by adding the twos complement of the second operand. for rotate ( rrf , rlf ) instructions, this bit is loaded with either the high-order or low-order bit of the source register. downloaded from: http:///
pic12f683 ds41211d-page 12 ? 2007 microchip technology inc. 2.2.2.2 option register the option register is a readable and writable register, which contains various control bits to configure: ? tmr0/wdt prescaler ? external gp2/int interrupt ?tmr0 ? weak pull-ups on gpio note: to achieve a 1:1 prescaler assignment for timer0, assign the prescaler to the wdt by setting psa bit of the option register to 1 see section 5.1.3 software pro- grammable prescaler . register 2-2: option_reg: option register r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 gppu intedg t0cs t0se psa ps2 ps1 ps0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 gppu : gpio pull-up enable bit 1 = gpio pull-ups are disabled 0 = gpio pull-ups are enabled by individual port latch values in wpu register bit 6 intedg: interrupt edge select bit 1 = interrupt on rising edge of int pin 0 = interrupt on falling edge of int pin bit 5 t0cs: timer0 clock source select bit 1 = transition on t0cki pin 0 = internal instruction cycle clock (f osc /4) bit 4 t0se: timer0 source edge select bit 1 = increment on high-to-low transition on t0cki pin 0 = increment on low-to-high transition on t0cki pin bit 3 psa: prescaler assignment bit 1 = prescaler is assigned to the wdt 0 = prescaler is assigned to the timer0 module bit 2-0 ps<2:0>: prescaler rate select bits note 1: a dedicated 16-bit wdt postscaler is available. see section 12.6 watchdog timer (wdt) for more information. 000 001 010 011 100 101 110 111 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 bit value timer0 rate wdt rate downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 13 pic12f683 2.2.2.3 intcon register the intcon register is a readable and writable register, which contains the various enable and flag bits for tmr0 register overflow, gpio change and external gp2/int pin interrupts. note: interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, gie of the intcon register. user software should ensure the appropri- ate interrupt flag bits are clear prior to enabling an interrupt. register 2-3: intcon: interrupt control register r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 gie peie t0ie inte gpie t0if intf gpif bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 gie: global interrupt enable bit 1 = enables all unmasked interrupts 0 = disables all interrupts bit 6 peie: peripheral interrupt enable bit 1 = enables all unmasked peripheral interrupts 0 = disables all peripheral interrupts bit 5 t0ie: timer0 overflow interrupt enable bit 1 = enables the timer0 interrupt 0 = disables the timer0 interrupt bit 4 inte: gp2/int external interrupt enable bit 1 = enables the gp2/int external interrupt 0 = disables the gp2/int external interrupt bit 3 gpie: gpio change interrupt enable bit (1) 1 = enables the gpio change interrupt 0 = disables the gpio change interrupt bit 2 t0if: timer0 overflow interrupt flag bit (2) 1 = timer0 register has overflowed (must be cleared in software) 0 = timer0 register did not overflow bit 1 intf: gp2/int external interrupt flag bit 1 = the gp2/int external interrupt occurred (must be cleared in software) 0 = the gp2/int external interrupt did not occur bit 0 gpif: gpio change interrupt flag bit 1 = when at least one of the gpio <5:0> pins changed state (must be cleared in software) 0 = none of the gpio <5:0> pins have changed state note 1: ioc register must also be enabled. 2: t0if bit is set when tmr0 rolls over. tmr0 is unchanged on reset and should be initialized before clearing t0if bit. downloaded from: http:///
pic12f683 ds41211d-page 14 ? 2007 microchip technology inc. 2.2.2.4 pie1 register the pie1 register contains the interrupt enable bits, as shown in register 2-4. note: bit peie of the intcon register must be set to enable any peripheral interrupt. register 2-4: pie1: peripheral interrupt enable register 1 r/w-0 r/w-0 r/w-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 eeie: ee write complete interrupt enable bit 1 = enables the ee write complete interrupt 0 = disables the ee write complete interrupt bit 6 adie: a/d converter (adc) interrupt enable bit 1 = enables the adc interrupt 0 = disables the adc interrupt bit 5 ccp1ie: ccp1 interrupt enable bit 1 = enables the ccp1 interrupt 0 = disables the ccp1 interrupt bit 4 unimplemented: read as 0 bit 3 cmie: comparator interrupt enable bit 1 = enables the comparator 1 interrupt 0 = disables the comparator 1 interrupt bit 2 osfie: oscillator fail interrupt enable bit 1 = enables the oscillator fail interrupt 0 = disables the oscillator fail interrupt bit 1 tmr2ie: timer2 to pr2 match interrupt enable bit 1 = enables the timer2 to pr2 match interrupt 0 = disables the timer2 to pr2 match interrupt bit 0 tmr1ie: timer1 overflow interrupt enable bit 1 = enables the timer1 overflow interrupt 0 = disables the timer1 overflow interrupt downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 15 pic12f683 2.2.2.5 pir1 register the pir1 register contains the interrupt flag bits, as shown in register 2-5. note: interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, gie of the intcon register. user software should ensure the appropri- ate interrupt flag bits are clear prior to enabling an interrupt. register 2-5: pir1: peripheral interrupt request register 1 r/w-0 r/w-0 r/w-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 eeif adif ccp1if cmif osfif tmr2if tmr1if bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 eeif: eeprom write operation interrupt flag bit 1 = the write operation completed (must be cleared in software) 0 = the write operation has not completed or has not been started bit 6 adif: a/d interrupt flag bit 1 = a/d conversion complete 0 = a/d conversion has not completed or has not been started bit 5 ccp1if: ccp1 interrupt flag bit capture mod e: 1 = a tmr1 register capture occurred (must be cleared in software) 0 = no tmr1 register capture occurred compare mode : 1 = a tmr1 register compare match occurred (must be cleared in software) 0 = no tmr1 register compare match occurred pwm mode : unused in this mode bit 4 unimplemented: read as 0 bit 3 cmif: comparator interrupt flag bit 1 = comparator 1 output has changed (must be cleared in software) 0 = comparator 1 output has not changed bit 2 osfif: oscillator fail interrupt flag bit 1 = system oscillator failed, clock input has changed to intosc (must be cleared in software) 0 = system clock operating bit 1 tmr2if: timer2 to pr2 match interrupt flag bit 1 = timer2 to pr2 match occurred (must be cleared in software) 0 = timer2 to pr2 match has not occurred bit 0 tmr1if: timer1 overflow interrupt flag bit 1 = timer1 register overflowed (must be cleared in software) 0 = timer1 has not overflowed downloaded from: http:///
pic12f683 ds41211d-page 16 ? 2007 microchip technology inc. 2.2.2.6 pcon register the power control (pcon) register contains flag bits (see table 12-2) to differentiate between a: ? power-on reset (por ) ? brown-out reset (bor ) ? watchdog timer reset (wdt) ? external mclr reset the pcon register also controls the ultra low-power wake-up and software enable of the bor . the pcon register bits are shown in register 2-6. register 2-6: pcon: power control register u-0 u-0 r/w-0 r/w-1 u-0 u-0 r/w-0 r/w-x ulpwue sboren p o r bor bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented: read as 0 bit 5 ulpwue: ultra low-power wake-up enable bit 1 = ultra low-power wake-up enabled 0 = ultra low-power wake-up disabled bit 4 sboren: software bor enable bit (1) 1 = bor enabled 0 = bor disabled bit 3-2 unimplemented: read as 0 bit 1 por : power-on reset status bit 1 = no power-on reset occurred 0 = a power-on reset occurred (must be set in software after a power-on reset occurs) bit 0 bo r : brown-out reset status bit 1 = no brown-out reset occurred 0 = a brown-out reset occurred (must be set in software after a power-on reset or brown-out reset occurs) note 1: set boren<1:0> = 01 in the configuration word register for this bit to control the bo r . downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 17 pic12f683 2.3 pcl and pclath the program counter (pc) is 13 bits wide. the low byte comes from the pcl register, which is a readable and writable register. the high byte (pc<12:8>) is not directly readable or writable and comes from pclath. on any reset, the pc is cleared. figure 2-3 shows the two situations for the loading of the pc. the upper example in figure 2-3 shows how the pc is loaded on a write to pcl (pclath<4:0> pch). the lower exam- ple in figure 2-3 shows how the pc is loaded during a call or goto instruction (pclath<4:3> pch). figure 2-3: loading of pc in different situations 2.3.1 computed goto a computed goto is accomplished by adding an offset to the program counter ( addwf pcl ). when perform- ing a table read using a computed goto method, care should be exercised if the table location crosses a pcl memory boundary (each 256-byte block). refer to the application note an556, implementing a table read (ds00556). 2.3.2 stack the pic12f683 family has an 8-level x 13-bit wide hardware stack (see figure 2-1). the stack space is not part of either program or data space and the stack pointer is not readable or writable. the pc is pushed onto the stack when a call instruction is executed or an interrupt causes a branch. the stack is poped in the event of a return, retlw or a retfie instruction execution. pclath is not affected by a push or pop operation. the stack operates as a circular buffer. this means that after the stack has been pushed eight times, the ninth push overwrites the value that was stored from the first push. the tenth push overwrites the second push (and so on). 2.4 indirect addressing, indf and fsr registers the indf register is not a physical register. addressing the indf register will cause indirect addressing. indirect addressing is possible by using the indf register. any instruction using the indf register actually accesses data pointed to by the file select register (fsr). reading indf itself indirectly will produce 00h. writing to the indf register indirectly results in a no operation (although status bits may be affected). an effective 9-bit address is obtained by concatenating the 8-bit fsr register and the irp bit of the status register, as shown in figure 2-4. a simple program to clear ram location 20h-2fh using indirect addressing is shown in example 2-1. example 2-1: indirect addressing pc 12 8 7 0 5 pclath<4:0> pclath instruction with alu result goto, call opcode<10:0> 8 pc 12 11 10 0 11 pclath<4:3> pch pcl 87 2 pclath pch pcl pcl as destination note 1: there are no status bits to indicate stack overflow or stack underflow conditions. 2: there are no instructions/mnemonics called push or pop. these are actions that occur from the execution of the call, return, retlw and retfie instructions or the vectoring to an interrupt address. movlw 0x20 ;initialize pointer movwf fsr ;to ram next clrf indf ;clear indf register incf fsr ;inc pointer btfss fsr,4 ;all done? goto next ;no clear next continue ;yes continue downloaded from: http:///
pic12f683 ds41211d-page 18 ? 2007 microchip technology inc. figure 2-4: direct/indirect addressing pic12f683 for memory map detail, see figure 2-2. note 1: the rp1 and irp bits are reserved; always maintain these bits clear. data memory indirect addressing direct addressing bank select location select rp1 (1) rp0 6 0 from opcode irp (1) file select register 7 0 bank select location select 00 01 10 11 180h 1ffh 00h 7fh bank 0 bank 1 bank 2 bank 3 not used downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 19 pic12f683 3.0 oscillator module (with fail-safe clock monitor) 3.1 overview the oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing perfor- mance and minimizing power consumption. figure 3-1 illustrates a block diagram of the oscillator module. clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and resistor-capacitor (rc) circuits. in addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. additional clock features include: ? selectable system clock source between external or internal via software. ? two-speed start-up mode, which minimizes latency between external oscillator start-up and code execution. ? fail-safe clock monitor (fscm) designed to detect a failure of the external clock source (lp, xt, hs, ec or rc modes) and switch automatically to the internal oscillator. the oscillator module can be configured in one of eight clock modes. 1. ec C external clock with i/o on osc2/clkout. 2. lp C 32 khz low-power crystal mode. 3. xt C medium gain crystal or ceramic resonator oscillator mode. 4. hs C high gain crystal or ceramic resonator mode. 5. rc C external resistor-capacitor (rc) with f osc /4 output on osc2/clkout. 6. rcio C external resistor-capacitor (rc) with i/o on osc2/clkout. 7. intosc C internal oscillator with f osc /4 output on osc2 and i/o on osc1/clkin. 8. intoscio C internal oscillator with i/o on osc1/clkin and osc2/clkout. clock source modes are configured by the fosc<2:0> bits in the configuration word register (config). the internal clock can be generated from two internal oscillators. the hfintosc is a calibrated high-frequency oscillator. the lfintosc is an uncalibrated low-frequency oscillator. figure 3-1: pic ? mcu clock source block diagram (cpu and peripherals) osc1 osc2 sleep external oscillator lp, xt, hs, rc, rcio, ec system clock postscaler mux mux 8 mhz 4 mhz 2 mhz 1 mhz 500 khz 125 khz 250 khz ircf<2:0> 111110 101 100 011 010 001 000 31 khz power-up timer (pwrt) fosc<2:0> (configuration word register) scs<0> (osccon register) internal oscillator (osccon register) watchdog timer (wdt) fail-safe clock monitor (fscm) hfintosc 8 mhz lfintosc 31 khz intosc downloaded from: http:///
pic12f683 ds41211d-page 20 ? 2007 microchip technology inc. 3.2 oscillator control the oscillator control (osccon) register (figure 3-1) controls the system clock and frequency selection options. the osccon register contains the following bits: ? frequency selection bits (ircf) ? frequency status bits (hts, lts) ? system clock control bits (osts, scs) register 3-1: osccon: oscillator control register u-0 r/w-1 r/w-1 r/w-0 r-1 r-0 r-0 r/w-0 ircf2 ircf1 ircf0 osts (1) hts lts scs bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 unimplemented: read as 0 bit 6-4 ircf<2:0>: internal oscillator frequency select bits 111 =8mhz 110 = 4 mhz (default) 101 =2mhz 100 =1mhz 011 =500khz 010 =250khz 001 =125khz 000 = 31 khz (lfintosc) bit 3 osts: oscillator start-up time-out status bit (1) 1 = device is running from the external clock defined by fosc<2:0> of the configuration word register 0 = device is running from the internal oscillator (hfintosc or lfintosc ) bit 2 hts: hfintosc status bit (high frequency C 8 mhz to 125 khz) 1 = hfintosc is stable 0 = hfintosc is not stable bit 1 lts: lfintosc stable bit (low frequency C 31 khz) 1 = lfintosc is stable 0 = lfintosc is not stable bit 0 scs: system clock select bit 1 = internal oscillator is used for system clock 0 = clock source defined by fosc<2:0> of the configuration word register note 1: bit resets to 0 with two-speed start-up and lp, xt or hs selected as the oscillator mode or fail-safe mode is enabled. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 21 pic12f683 3.3 clock source modes clock source modes can be classified as external or internal. ? external clock modes rely on external circuitry for the clock source. examples are: oscillator mod- ules (ec mode), quartz crystal resonators or ceramic resonators (lp, xt and hs modes) and resistor-capacitor (rc) mode circuits. ? internal clock sources are contained internally within the oscillator module. the oscillator module has two internal oscillators: the 8 mhz high-frequency internal oscillator (hfintosc) and the 31 khz low-frequency internal oscillator (lfintosc). the system clock can be selected between external or internal clock sources via the system clock select (scs) bit of the osccon register. see section 3.6 clock switching for additional information. 3.4 external clock modes 3.4.1 oscillator start-up timer (ost) if the oscillator module is configured for lp, xt or hs modes, the oscillator start-up timer (ost) counts 1024 oscillations from osc1. this occurs following a power-on reset (por) and when the power-up timer (pwrt) has expired (if configured), or a wake-up from sleep. during this time, the program counter does not increment and program execution is suspended. the ost ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module. when switching between clock sources, a delay is required to allow the new clock to stabilize. these oscillator delays are shown in table 3-1. in order to minimize latency between external oscillator start-up and code execution, the two-speed clock start-up mode can be selected (see section 3.7 two-speed clock start-up mode ). table 3-1: oscillator delay examples 3.4.2 ec mode the external clock (ec) mode allows an externally generated logic level as the system clock source. when operating in this mode, an external clock source is connected to the osc1 input and the osc2 is available for general purpose i/o. figure 3-2 shows the pin connections for ec mode. the oscillator start-up timer (ost) is disabled when ec mode is selected. therefore, there is no delay in operation after a power-on reset (por) or wake-up from sleep. because the pic ? mcu design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. upon restarting the external clock, the device will resume operation as if no time had elapsed. figure 3-2: external clock (ec) mode operation switch from switch to frequency oscillator delay sleep/por lfintosc hfintosc 31 khz 125 khz to 8 mhz oscillator warm-up delay (t warm ) sleep/por ec, rc dc C 20 mhz 2 instruction cycles lfintosc (31 khz) ec, rc dc C 20 mhz 1 cycle of each sleep/por lp, xt, hs 32 khz to 20 mhz 1024 clock cycles (ost) lfintosc (31 khz) hfintosc 125 khz to 8 mhz 1 s (approx.) osc1/clkin osc2/clkout (1) i/o clock from ext. system pic ? mcu note 1: alternate pin functions are listed in the device overview . downloaded from: http:///
pic12f683 ds41211d-page 22 ? 2007 microchip technology inc. 3.4.3 lp, xt, hs modes the lp, xt and hs modes support the use of quartz crystal resonators or ceramic resonators connected to osc1 and osc2 (figure 3-3). the mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed. lp oscillator mode selects the lowest gain setting of the internal inverter-amplifier. lp mode current consumption is the least of the three modes. this mode is designed to drive only 32.768 khz tuning-fork type crystals (watch crystals). xt oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. xt mode current consumption is the medium of the three modes. this mode is best suited to drive resonators with a medium drive level specification. hs oscillator mode selects the highest gain setting of the internal inverter-amplifier. hs mode current consumption is the highest of the three modes. this mode is best suited for resonators that require a high drive setting. figure 3-3 and figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively. figure 3-3: quartz crystal operation (lp, xt or hs mode) figure 3-4: ceramic resonator operation (xt or hs mode) note 1: a series resistor (r s ) may be required for quartz crystals with low drive level. 2: the value of r f varies with the oscillator mode selected (typically between 2 m to 10 m ) . c1 c2 quartz r s (1) osc1/clkin r f (2) sleep to internal logic pic ? mcu crystal osc2/clkout note 1: quartz crystal characteristics vary according to type, package and manufacturer. the user should consult the manufacturer data sheets for specifications and recommended application. 2: always verify oscillator performance over the v dd and temperature range that is expected for the application. 3: for oscillator design assistance, reference the following microchip applications notes: ? an826, crystal oscillator basics and crystal selection for rfpic ? and pic ? devices (ds00826) ? an849, basic pic ? oscillator design (ds00849) ? an943, practical pic ? oscillator analysis and design (ds00943) ? an949, making your oscillator work (ds00949) note 1: a series resistor (r s ) may be required for ceramic resonators with low drive level. 2: the value of r f varies with the oscillator mode selected (typically between 2 m to 10 m ) . 3: an additional parallel feedback resistor (r p ) may be required for proper ceramic resonator operation. c1 c2 ceramic r s (1) osc1/clkin r f (2) sleep to internal logic pic ? mcu r p (3) resonator osc2/clkout downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 23 pic12f683 3.4.4 external rc modes the external resistor-capacitor (rc) modes support the use of an external rc circuit. this allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. there are two modes: rc and rcio. in rc mode, the rc circuit connects to osc1. osc2/clkout outputs the rc oscillator frequency divided by 4. this signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. figure 3-5 shows the external rc mode connections. figure 3-5: external rc modes in rcio mode, the rc circuit is connected to osc1. osc2 becomes an additional general purpose i/o pin. the rc oscillator frequency is a function of the supply voltage, the resistor (r ext ) and capacitor (c ext ) values and the operating temperature. other factors affecting the oscillator frequency are: ? threshold voltage variation ? component tolerances ? packaging variations in capacitance the user also needs to take into account variation due to tolerance of external rc components used. 3.5 internal clock modes the oscillator module has two independent, internal oscillators that can be configured or selected as the system clock source. 1. the hfintosc (high-frequency internal oscillator) is factory calibrated and operates at 8 mhz. the frequency of the hfintosc can be user-adjusted via software using the osctune register (register 3-2). 2. the lfintosc (low-frequency internal oscillator) is uncalibrated and operates at 31 khz. the system clock speed can be selected via software using the internal oscillator frequency select bits ircf<2:0> of the osccon register. the system clock can be selected between external or internal clock sources via the system clock selection (scs) bit of the osccon register. see section 3.6 clock switching for more information. 3.5.1 intosc and intoscio modes the intosc and intoscio modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the fosc<2:0> bits in the configuration word register (config). see section 12.0 special features of the cpu for more information. in intosc mode, osc1/clkin is available for general purpose i/o. osc2/clkout outputs the selected internal oscillator frequency divided by 4. the clkout signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. in intoscio mode, osc1/clkin and osc2/clkout are available for general purpose i/o. 3.5.2 hfintosc the high-frequency internal oscillator (hfintosc) is a factory calibrated 8 mhz internal clock source. the frequency of the hfintosc can be altered via software using the osctune register (register 3-2). the output of the hfintosc connects to a postscaler and multiplexer (see figure 3-1). one of seven frequencies can be selected via software using the ircf<2:0> bits of the osccon register. see section 3.5.4 frequency select bits (ircf) for more information. the hfintosc is enabled by selecting any frequency between 8 mhz and 125 khz by setting the ircf<2:0> bits of the osccon register 000 . then, set the system clock source (scs) bit of the osccon register to 1 or enable two-speed start-up by setting the ieso bit in the configuration word register (config) to 1 . the hf internal oscillator (hts) bit of the osccon register indicates whether the hfintosc is stable or not. osc2/clkout (1) c ext r ext pic ? mcu osc1/clkin f osc /4 or internal clock v dd v ss recommended values: 10 k r ext 100 k , <3v 3 k r ext 100 k , 3-5v c ext > 20 pf, 2-5v note 1: alternate pin functions are listed in the device overview . 2: output depends upon rc or rcio clock mode . i/o (2) downloaded from: http:///
pic12f683 ds41211d-page 24 ? 2007 microchip technology inc. 3.5.2.1 osctune register the hfintosc is factory calibrated but can be adjusted in software by writing to the osctune register (register 3-2). the default value of the osctune register is 0 . the value is a 5-bit twos complement number. when the osctune register is modified, the hfintosc frequency will begin shifting to the new frequency. code execution continues during this shift. there is no indication that the shift has occurred. osctune does not affect the lfintosc frequency. operation of features that depend on the lfintosc clock source frequency, such as the power-up timer (pwrt), watchdog timer (wdt), fail-safe clock monitor (fscm) and peripherals, are not affected by the change in frequency. register 3-2: osctune: oscillator tuning register u-0 u-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 tun4 tun3 tun2 tun1 tun0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-5 unimplemented: read as 0 bit 4-0 tun<4:0>: frequency tuning bits 01111 = maximum frequency 01110 = ?? ? 00001 = 00000 = oscillator module is running at the calibrated frequency. 11111 = ?? ? 10000 = minimum frequency downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 25 pic12f683 3.5.3 lfintosc the low-frequency internal oscillator (lfintosc) is an uncalibrated 31 khz internal clock source. the output of the lfintosc connects to a postscaler and multiplexer (see figure 3-1). select 31 khz, via software, using the ircf<2:0> bits of the osccon register. see section 3.5.4 frequency select bits (ircf) for more information. the lfintosc is also the frequency for the power-up timer (pwrt), watchdog timer (wdt) and fail-safe clock monitor (fscm). the lfintosc is enabled by selecting 31 khz (ircf<2:0> bits of the osccon register = 000) as the system clock source (scs bit of the osccon register = 1 ), or when any of the following are enabled: ? two-speed start-up ieso bit of the configuration word register = 1 and ircf<2:0> bits of the osccon register = 000 ? power-up timer (pwrt) ? watchdog timer (wdt) ? fail-safe clock monitor (fscm) the lf internal oscillator (lts) bit of the osccon register indicates whether the lfintosc is stable or not. 3.5.4 frequency select bits (ircf) the output of the 8 mhz hfintosc and 31 khz lfintosc connects to a postscaler and multiplexer (see figure 3-1). the internal oscillator frequency select bits ircf<2:0> of the osccon register select the frequency output of the internal oscillators. one of eight frequencies can be selected via software: ?8 mhz ? 4 mhz (default after reset) ?2 mhz ?1 mhz ? 500 khz ? 250 khz ? 125 khz ? 31 khz (lfintosc) 3.5.5 hf and lf intosc clock switch timing when switching between the lfintosc and the hfintosc, the new oscillator may already be shut down to save power (see figure 3-6). if this is the case, there is a delay after the ircf<2:0> bits of the osccon register are modified before the frequency selection takes place. the lts and hts bits of the osccon register will reflect the current active status of the lfintosc and hfintosc oscillators. the timing of a frequency selection is as follows: 1. ircf<2:0> bits of the osccon register are modified. 2. if the new clock is shut down, a clock start-up delay is started. 3. clock switch circuitry waits for a falling edge of the current clock. 4. clkout is held low and the clock switch circuitry waits for a rising edge in the new clock. 5. clkout is now connected with the new clock. lts and hts bits of the osccon register are updated as required. 6. clock switch is complete. see figure 3-1 for more details. if the internal oscillator speed selected is between 8 mhz and 125 khz, there is no start-up delay before the new frequency is selected. this is because the old and new frequencies are derived from the hfintosc via the postscaler and multiplexer. start-up delay specifications are located in the electrical specifications chapter of this data sheet, under ac specifications (oscillator module) . note: following any reset, the ircf<2:0> bits of the osccon register are set to 110 and the frequency selection is set to 4 mhz. the user can modify the ircf bits to select a different frequency. downloaded from: http:///
pic12f683 ds41211d-page 26 ? 2007 microchip technology inc. figure 3-6: internal oscillator switch timing hfintosc lfintosc ircf <2:0> system clock hfintosc lfintosc ircf <2:0> system clock hf lf (1) 0 = 0 0 = 0 start-up time 2-cycle sync running 2-cycle sync running hfintosc lfintosc (fscm and wdt disabled) note 1: when going from lf to hf. hfintosc lfintosc (either fscm or wdt enabled) lfintosc hfintosc ircf <2:0> system clock = 0 0 start-up time 2-cycle sync running lfintosc hfintosc lfintosc turns off unless wdt or fscm is enabled downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 27 pic12f683 3.6 clock switching the system clock source can be switched between external and internal clock sources via software using the system clock select (scs) bit of the osccon register. 3.6.1 system clock select (scs) bit the system clock select (scs) bit of the osccon register selects the system clock source that is used for the cpu and peripherals. ? when the scs bit of the osccon register = 0 , the system clock source is determined by configuration of the fosc<2:0> bits in the configuration word register (config). ? when the scs bit of the osccon register = 1 , the system clock source is chosen by the internal oscillator frequency selected by the ircf<2:0> bits of the osccon register. after a reset, the scs bit of the osccon register is always cleared. 3.6.2 oscillator start-up time-out status (osts) bit the oscillator start-up time-out status (osts) bit of the osccon register indicates whether the system clock is running from the external clock source, as defined by the fosc<2:0> bits in the configuration word register (config), or from the internal clock source. in particular, osts indicates that the oscillator start-up timer (ost) has timed out for lp, xt or hs modes. 3.7 two-speed clock start-up mode two-speed start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. in applications that make heavy use of the sleep mode, two-speed start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. this mode allows the application to wake-up from sleep, perform a few instructions using the intosc as the clock source and go back to sleep without waiting for the primary oscillator to become stable. when the oscillator module is configured for lp, xt or hs modes, the oscillator start-up timer (ost) is enabled (see section 3.4.1 oscillator start-up timer (ost) ). the ost will suspend program execution until 1024 oscillations are counted. two-speed start-up mode minimizes the delay in code execution by operating from the internal oscillator as the ost is counting. when the ost count reaches 1024 and the osts bit of the osccon register is set, program execution switches to the external oscillator. 3.7.1 two-speed start-up mode configuration two-speed start-up mode is configured by the following settings: ? ieso (of the configuration word register) = 1 ; internal/external switchover bit (two-speed start-up mode enabled). ? scs (of the osccon register) = 0 . ? fosc<2:0> bits in the configuration word register (config) configured for lp, xt or hs mode. two-speed start-up mode is entered after: ? power-on reset (por) and, if enabled, after power-up timer (pwrt) has expired, or ? wake-up from sleep. if the external clock oscillator is configured to be anything other than lp, xt or hs mode, then two-speed start-up is disabled. this is because the external clock oscillator does not require any stabilization time after por or an exit from sleep. 3.7.2 two-speed start-up sequence 1. wake-up from power-on reset or sleep. 2. instructions begin execution by the internal oscillator at the frequency set in the ircf<2:0> bits of the osccon register. 3. ost enabled to count 1024 clock cycles. 4. ost timed out, wait for falling edge of the internal oscillator. 5. osts is set. 6. system clock held low until the next falling edge of new clock (lp, xt or hs mode). 7. system clock is switched to external clock source. note: any automatic clock switch, which may occur from two-speed start-up or fail-safe clock monitor, does not update the scs bit of the osccon register. the user can monitor the osts bit of the osccon register to determine the current system clock source. note: executing a sleep instruction will abort the oscillator start-up time and will cause the osts bit of the osccon register to remain clear. downloaded from: http:///
pic12f683 ds41211d-page 28 ? 2007 microchip technology inc. 3.7.3 checking two-speed clock status checking the state of the osts bit of the osccon register will confirm if the microcontroller is running from the external clock source, as defined by the fosc<2:0> bits in the configuration word register (config), or the internal oscillator. figure 3-7: two-speed start-up 0 1 1022 1023 pc + 1 t ost t hfintosc osc1osc2 program counter system clock pc - n pc downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 29 pic12f683 3.8 fail-safe clock monitor the fail-safe clock monitor (fscm) allows the device to continue operating should the external oscillator fail. the fscm can detect oscillator failure any time after the oscillator start-up timer (ost) has expired. the fscm is enabled by setting the fcmen bit in the configuration word register (config). the fscm is applicable to all external oscillator modes (lp, xt, hs, ec, rc and rcio). figure 3-8: fscm block diagram 3.8.1 fail-safe detection the fscm module detects a failed oscillator by comparing the external oscillator to the fscm sample clock. the sample clock is generated by dividing the lfintosc by 64. see figure 3-8. inside the fail detector block is a latch. the external clock sets the latch on each falling edge of the external clock. the sample clock clears the latch on each rising edge of the sample clock. a failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low. 3.8.2 fail-safe operation when the external clock fails, the fscm switches the device clock to an internal clock source and sets the bit flag osfif of the pir1 register. setting this flag will generate an interrupt if the osfie bit of the pie1 register is also set. the device firmware can then take steps to mitigate the problems that may arise from a failed clock. the system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation. the internal clock source chosen by the fscm is determined by the ircf<2:0> bits of the osccon register. this allows the internal oscillator to be configured before a failure occurs. 3.8.3 fail-safe condition clearing the fail-safe condition is cleared after a reset, executing a sleep instruction or toggling the scs bit of the osccon register. when the scs bit is toggled, the ost is restarted. while the ost is running, the device continues to operate from the intosc selected in osccon. when the ost times out, the fail-safe condition is cleared and the device will be operating from the external clock source. the fail-safe condition must be cleared before the osfif flag can be cleared. 3.8.4 reset or wake-up from sleep the fscm is designed to detect an oscillator failure after the oscillator start-up timer (ost) has expired. the ost is used after waking up from sleep and after any type of reset. the ost is not used with the ec or rc clock modes so that the fscm will be active as soon as the reset or wake-up has completed. when the fscm is enabled, the two-speed start-up is also enabled. therefore, the device will always be executing code while the ost is operating. external lfintosc 64 s r q 31 khz (~32 s) 488 hz (~2 ms) clock monitor latch clock failure detected oscillator clock q sample clock note: due to the wide range of oscillator start-up times, the fail-safe circuit is not active during oscillator start-up (i.e., after exiting reset or sleep). after an appropriate amount of time, the user should check the osts bit of the osccon register to verify the oscillator start-up and that the system clock switchover has successfully completed. downloaded from: http:///
pic12f683 ds41211d-page 30 ? 2007 microchip technology inc. figure 3-9: fscm timing diagram table 3-2: summary of registers associated with clock sources name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets (1) config (2) cpd cp mclre pwrte wdte fosc2 fosc1 fosc0 intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x osccon ircf2 ircf1 ircf0 osts hts lts scs -110 x000 -110 x000 osctune tun4 tun3 tun2 tun1 tun0 ---0 0000 ---u uuuu pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 legend: x = unknown, u = unchanged, ? = unimplemented locations read as 0 . shaded cells are not used by oscillators. note 1: other (non power-up) resets include mclr reset and watchdog timer reset during normal operation. 2: see configuration word register (register 12-1) for operation of all register bits. oscfif system clock output sample clock failure detected oscillator failure note: the system clock is normally at a much higher frequency than the sample clock. the relative frequencies in this example have been chosen for clarity. (q) te s t test test clock monitor output downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 31 pic12f683 4.0 gpio port there are as many as six general purpose i/o pins available. depending on which peripherals are enabled, some or all of the pins may not be available as general purpose i/o. in general, when a peripheral is enabled, the associated pin may not be used as a general purpose i/o pin. 4.1 gpio and the trisio registers gpio is a 6-bit wide, bidirectional port. the corresponding data direction register is trisio. setting a trisio bit (= 1 ) will make the corresponding gpio pin an input (i.e., put the corresponding output driver in a high-impedance mode). clearing a trisio bit (= 0 ) will make the corresponding gpio pin an output (i.e., put the contents of the output latch on the selected pin). an exception is gp3, which is input only and its trisio bit will always read as 1 . example 4-1 shows how to initialize gpio. reading the gpio register reads the status of the pins, whereas writing to it will write to the port latch. all write operations are read-modify-write operations. therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch. gp3 reads 0 when mclre = 1 . the trisio register controls the direction of the gpio pins, even when they are being used as analog inputs. the user must ensure the bits in the trisio register are maintained set when using them as analog inputs. i/o pins configured as analog input always read 0 . example 4-1: initializing gpio note: the ansel and cmcon0 registers must be initialized to configure an analog channel as a digital input. pins configured as analog inputs will read 0 . banksel gpio ; clrf gpio ;init gpio movlw 07h ;set gp<2:0> to movwf cmcon0 ;digital i/o banksel ansel ; clrf ansel ;digital i/o movlw 0ch ; set gp<3:2> as inputs movwf trisio ;and set gp<5:4,1:0> ;as outputs register 4-1: gpio: general purpose i/o register u-0 u-0 r/w-x r/w-0 r-x r/w-0 r/w-0 r/w-0 gp5 gp4 gp3 gp2 gp1 gp0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented : read as 0 bit 5-0 gp<5:0> : gpio i/o pin bit 1 = port pin is > v ih 0 = port pin is < v il downloaded from: http:///
pic12f683 ds41211d-page 32 ? 2007 microchip technology inc. 4.2 additional pin functions every gpio pin on the pic12f683 has an interrupt-on-change option and a weak pull-up option. gp0 has an ultra low-power wake-up option. the next three sections describe these functions. 4.2.1 ansel register the ansel register is used to configure the input mode of an i/o pin to analog. setting the appropriate ansel bit high will cause all digital reads on the pin to be read as 0 and allow analog functions on the pin to operate correctly. the state of the ansel bits has no affect on digital output functions. a pin with tris clear and ansel set will still operate as a digital output, but the input mode will be analog. this can cause unexpected behavior when executing read-modify-write instructions on the affected port. 4.2.2 weak pull-ups each of the gpio pins, except gp3, has an individually configurable internal weak pull-up. control bits wpux enable or disable each pull-up. refer to register 4-4. each weak pull-up is automatically turned off when the port pin is configured as an output. the pull-ups are disabled on a power-on reset by the gppu bit of the option register). a weak pull-up is automatically enabled for gp3 when configured as mclr and disabled when gp3 is an i/o. there is no software control of the mclr pull-up. 4.2.3 interrupt-on-change each of the gpio pins is individually configurable as an interrupt-on-change pin. control bits iocx enable or disable the interrupt function for each pin. refer to register 4-5. the interrupt-on-change is disabled on a power-on reset. for enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of gpio. the mismatch outputs of the last read are ord together to set the gpio change interrupt flag bit (gpif) in the intcon register (register 2-3). this interrupt can wake the device from sleep. the user, in the interrupt service routine, clears the interrupt by: a) any read or write of gpio. this will end the mismatch condition, then, b) clear the flag bit gpif. a mismatch condition will continue to set flag bit gpif. reading gpio will end the mismatch condition and allow flag bit gpif to be cleared. the latch holding the last read value is not affected by a mclr nor brown-out reset. after these resets, the gpif flag will continue to be set if a mismatch is present. register 4-2: trisio gpio tri-state register u-0 u-0 r/w-1 r/w-1 r-1 r/w-1 r/w-1 r/w-1 t r i s i o 5 (2,3) trisio4 (2) trisio3 (1) trisio2 trisio1 trisio0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented : read as 0 bit 5:4 trisio<5:4>: gpio tri-state control bit 1 = gpio pin configured as an input (tri-stated) 0 = gpio pin configured as an output bit 3 trisio<3>: gpio tri-state control bit input only bit 2:0 trisio<2:0>: gpio tri-state control bit 1 = gpio pin configured as an input (tri-stated) 0 = gpio pin configured as an output note 1: trisio<3> always reads 1 . 2: trisio<5:4> always reads 1 in xt, hs and lp osc modes. 3: trisio<5> always reads 1 in rc and rcio and ec modes. note: if a change on the i/o pin should occur when any gpio operation is being executed, then the gpif interrupt flag may not get set. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 33 pic12f683 register 4-3: ansel: analog select register u-0 r/w-0 r/w-0 r/w-0 r/w-1 r/w-1 r/w-1 r/w-1 adcs2 adcs1 adcs0 ans3 ans2 ans1 ans0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 unimplemented : read as 0 bit 6-4 adcs<2:0>: a/d conversion clock select bits 000 = f osc /2 001 = f osc /8 010 = f osc /32 x11 = f rc (clock derived from a dedicated internal oscillator = 500 khz max) 100 = f osc /4 101 = f osc /16 110 = f osc /64 bit 3-0 ans<3:0> : analog select bits analog select between analog or digital function on pins an<3:0>, respectively. 1 = analog input. pin is assigned as analog input (1) . 0 = digital i/o. pin is assigned to port or special function. note 1: setting a pin to an analog input automatically disables the di gital input circuitry, weak pull-ups and interrupt-on-change, if available. the corresponding tris bit must be set to input mode in order to allow external control of the voltage on the pin. downloaded from: http:///
pic12f683 ds41211d-page 34 ? 2007 microchip technology inc. register 4-4: wpu: weak pull-up register u-0 u-0 r/w-1 r/w-1 u-0 r/w-1 r/w-1 r/w-1 wpu5 wpu4 wpu2 wpu1 wpu0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented : read as 0 bit 5-4 wpu<5:4>: weak pull-up control bits 1 = pull-up enabled 0 = pull-up disabled bit 3 unimplemented : read as 0 bit 2-0 wpu<2:0>: weak pull-up control bits 1 = pull-up enabled 0 = pull-up disabled note 1: global gppu must be enabled for individual pull-ups to be enabled. 2: the weak pull-up device is automatically disabled if the pin is in output mode (trisio = 0 ). 3: the gp3 pull-up is enabled when configured as mclr and disabled as an i/o in the configuration word. 4: wpu<5:4> always reads 1 in xt, hs and lp osc modes. register 4-5: ioc: interrup t-on-change gpio register u-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 ioc5 ioc4 ioc3 ioc2 ioc1 ioc0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented : read as 0 bit 5-0 ioc<5:0>: interrupt-on-change gpio control bits 1 = interrupt-on-change enabled 0 = interrupt-on-change disabled note 1: global interrupt enable (gie) must be enabled for individual interrupts to be recognized. 2: ioc<5:4> always reads 0 in xt, hs and lp osc modes. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 35 pic12f683 4.2.4 ultra low-power wake-up the ultra low-power wake-up (ulpwu) on gp0 allows a slow falling voltage to generate an inter- rupt-on-change on gp0 without excess current con- sumption. the mode is selected by setting the ulpwue bit of the pcon register. this enables a small current sink which can be used to discharge a capacitor on gp0. to use this feature, the gp 0 pin is configured to output 1 to charge the capacitor, interrupt-on-change for gp0 is enabled and gp0 is configured as an input. the ulp- wue bit is set to begin the discharge and a sleep instruction is performed. when the voltage on gp0 drops below v il , an interrupt will be generated which will cause the device to wake-up. depending on the state of the gie bit of the intcon register, the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. see section 4.2.3 interrupt-on-change and section 12.4.3 gpio interrupt for more information. this feature provides a low-power technique for period- ically waking up the device from sleep. the time-out is dependent on the discharge time of the rc circuit on gp0. see example 4-2 for initializing the ultra low-power wake-up module. the series resistor provides overcurrent protection for the gp0 pin and can allow for software calibration of the time-out (see figure 4-1). a timer can be used to mea- sure the charge time and discharge time of the capaci- tor. the charge time can then be adjusted to provide the desired interrupt delay. this technique will compensate for the affects of temperature, voltage and component accuracy. the ultra low-power wake-up peripheral can also be configured as a simple programmable low-voltage detect or temperature sensor. example 4-2: ultra low-power wake-up initialization note: for more information, refer to the applica- tion note an879, using the microchip ultra low-power wake-up module (ds00879). banksel cmcon0 ; movlw h?7? ;turn off movwf cmcon0 ;comparators banksel ansel ; bcf ansel,0 ;ra0 to digital i/o bcf trisa,0 ;output high to banksel porta ; bsf porta,0 ;charge capacitor call capdelay ; banksel pcon ; bsf pcon,ulpwue ;enable ulp wake-up bsf ioca,0 ;select ra0 ioc bsf trisa,0 ;ra0 to input movlw b?10001000? ;enable interrupt movwf intcon ; and clear flag sleep ;wait for ioc nop ; downloaded from: http:///
pic12f683 ds41211d-page 36 ? 2007 microchip technology inc. 4.2.5 pin descriptions and diagrams each gpio pin is multiplexed with other functions. the pins and their combined functions are briefly described here. for specific information about individual functions such as the comparator or the adc, refer to the appropriate section in this data sheet. 4.2.5.1 gp0/an0/cin+/icspdat/ulpwu figure 4-1 shows the diagram for this pin. the gp0 pin is configurable to function as one of the following: ? a general purpose i/o ? an analog input for the adc ? an analog input to the comparator ? in-circuit serial programming? data ? an analog input to the ultra low-power wake-up figure 4-1: block diagram of gp0 i/o pin v dd v ss d q ck q d q ck q d q ck q d q ck q v dd d en q d en q weak rd gpio rd wrwr rd wr ioc rd ioc interrupt-on- to comparator analog input mode (1) gppu analog input mode (1) change q3 wr rd 01 i ulp wpu data bus wpu gpio trisio trisio gpio note 1: comparator mode and ansel determines analog input mode. v t ulpwue - + v ss to a/d converter downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 37 pic12f683 4.2.5.2 gp1/an1/cin-/v ref /icspclk figure 4-2 shows the diagram for this pin. the gp1 pin is configurable to function as one of the following: ? a general purpose i/o ? an analog input for the adc ? a analog input to the comparator ? a voltage reference input for the adc ? in-circuit serial programming clock figure 4-2: block diagram of gp1 4.2.5.3 gp2/an2/t0cki/int/cout/ccp1 figure 4-3 shows the diagram for this pin. the gp2 pin is configurable to function as one of the following: ? a general purpose i/o ? an analog input for the adc ? the clock input for timer0 ? an external edge triggered interrupt ? a digital output from the comparator ? a digital input/output for the ccp (refer to section 11.0 capture/compare/pwm (ccp) module ). figure 4-3: block diagram of gp2 i/o pin v dd v ss d q ck q d q ck q d q ck q d q ck q v dd d en q d en q weak data wr wpu rd wpu rd gpio rd gpio wr gpio wr trisio rd trisio wr ioc rd ioc interrupt-on- to comparator analog input mode (1) gppu analog input mode (1) change bus note 1: comparator mode and ansel determines analog input mode. q3 to a/d converter i/o pin v dd v ss d q ck q d q ck q d q ck q d q ck q v dd d en q d en q weak analog input mode data wr wpu rd wpu rd gpio wr gpio wr trisio rd trisio wr ioc rd ioc to a/d converter 0 1 cout cout enable to int to timer0 analog input mode gppu rd gpio analog input mode interrupt-on- change bus q 3 note 1: comparator mode and ansel determines analog input mode. downloaded from: http:///
pic12f683 ds41211d-page 38 ? 2007 microchip technology inc. 4.2.5.4 gp3/mclr /v pp figure 4-4 shows the diagram for this pin. the gp3 pin is configurable to function as one of the following: ? a general purpose input ? as master clear reset with weak pull-up figure 4-4: block diagram of gp3 4.2.5.5 gp4/an3/t1g /osc2/clkout figure 4-5 shows the diagram for this pin. the gp4 pin is configurable to function as one of the following: ? a general purpose i/o ? an analog input for the adc ? a timer1 gate input ? a crystal/resonator connection ? a clock output figure 4-5: block diagram of gp4 inpu t v ss d q ck q d en q data rd gpio rd wr ioc rd reset mclre rd v ss d en q mclre v dd weak mclre interrupt-on- change pin gpio ioc bus trisio q3 i/o pin v dd v ss d q ck q d q ck q d q ck q d q ck q v dd d en q d en q weak analog input mode data wr wpu rd wpu rd gpio wr gpio wr trisio rd trisio wr ioc rd ioc f osc /4 to a/d converter oscillator circuit osc1 clkout 0 1 clkout enable enable analog input mode gppu rd gpio to t 1 g intosc/ rc/ec (2) clk (1) modes clkout enable note 1: clk modes are xt, hs, lp, optional lp oscillator and clkout enable. 2: with clkout option. interrupt-on- change bus q3 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 39 pic12f683 4.2.5.6 gp5/t1cki/osc1/clkin figure 4-6 shows the diagram for this pin. the gp5 pin is configurable to function as one of the following: ? a general purpose i/o ? a timer1 clock input ? a crystal/resonator connection ? a clock input figure 4-6: block diagram of gp5 table 4-1: summary of registers associated with gpio i/o pin v dd v ss d q ck q d q ck q d q ck q d q ck q v dd d en q d en q weak data wr wpu rd wpu rd gpio wr gpio wr trisio rd trisio wr ioc rd ioc to timer1 or clkgen intosc mode rd gpio intosc mode gppu osc2 (1) note 1: timer1 lp oscillator enabled. 2: when using timer1 with lp oscillator, the schmitt trigger is bypassed. tmr1lpen (1) interrupt-on- change oscillator circuit bus q3 name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets ansel adcs2 adcs1 adcs0 ans3 ans2 ans1 ans0 -000 1111 -000 1111 ccp1con dc1b1 dc1b0 ccp1m3 ccp1m2 ccp1m1 ccp1m0 --00 0000 --00 0000 cmcon0 cout cinv cis cm2 cm1 cm0 -0-0 0000 -0-0 0000 pcon u l p w u e sboren por bor --01 --qq --0u --uu intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x ioc ioc5 ioc4 ioc3 ioc2 ioc1 ioc0 --00 0000 --00 0000 option_reg gppu intedg t0cs t0se psa ps2 ps1 ps0 1111 1111 1111 1111 gpio gp5 gp4 gp3 gp2 gp1 gp0 --xx xxxx --x0 x000 t1con t1ginv tmr1ge t1ckps1 t1ckps0 t1oscen t1sync tmr1cs tmr1on 0000 0000 0000 0000 trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 wpu wpu5 wpu4 wpu2 wpu1 wpu0 --11 -111 --11 -111 legend: x = unknown, u = unchanged, C = unimplemented locations read as 0 . shaded cells are not used by gpio. downloaded from: http:///
pic12f683 ds41211d-page 40 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 41 pic12f683 5.0 timer0 module the timer0 module is an 8-bit timer/counter with the following features: ? 8-bit timer/counter register (tmr0) ? 8-bit prescaler (shared with watchdog timer) ? programmable internal or external clock source ? programmable external clock edge selection ? interrupt on overflow figure 5-1 is a block diagram of the timer0 module. 5.1 timer0 operation when used as a timer, the timer0 module can be used as either an 8-bit timer or an 8-bit counter. 5.1.1 8-bit timer mode when used as a timer, the timer0 module will increment every instruction cycle (without prescaler). timer mode is selected by clearing the t0cs bit of the option register to 0 . when tmr0 is written, the increment is inhibited for two instruction cycles immediately following the write. 5.1.2 8-bit counter mode when used as a counter, the timer0 module will increment on every rising or falling edge of the t0cki pin. the incrementing edge is determined by the t0se bit of the option register. counter mode is selected by setting the t0cs bit of the option register to 1 . figure 5-1: block diagram of the timer0/wdt prescaler note: the value written to the tmr0 register can be adjusted, in order to account for the two instruction cycle delay when tmr0 is written. t0cki t0se pin tmr0 watchdog timer wdt time-out ps<2:0> wdte data bus set flag bit t0if on overflow t0cs note 1: t0se, t0cs, psa, ps<2:0> are bits in the option register. 2: swdten and wdtps<3:0> are bits in the wdtcon register. 3: wdte bit is in the configuration word register. 01 0 1 01 8 8 8-bit prescaler 0 1 f osc /4 psa psa psa 16-bit prescaler 16 wdtps<3:0> 31 khz intosc swdten sync 2 tcy downloaded from: http:///
pic12f683 ds41211d-page 42 ? 2007 microchip technology inc. 5.1.3 software programmable prescaler a single software programmable prescaler is available for use with either timer0 or the watchdog timer (wdt), but not both simultaneously. the prescaler assignment is controlled by the psa bit of the option register. to assign the prescaler to timer0, the psa bit must be cleared to a 0 . there are 8 prescaler options for the timer0 module ranging from 1:2 to 1:256. the prescale values are selectable via the ps<2:0> bits of the option register. in order to have a 1:1 prescaler value for the timer0 module, the prescaler must be assigned to the wdt module. the prescaler is not readable or writable. when assigned to the timer0 module, all instructions writing to the tmr0 register will clear the prescaler. when the prescaler is assigned to wdt, a clrwdt instruction will clear the prescaler along with the wdt. 5.1.3.1 switching prescaler between timer0 and wdt modules as a result of having the prescaler assigned to either timer0 or the wdt, it is possible to generate an unintended device reset when switching prescaler values. when changing the prescaler assignment from timer0 to the wdt module, the instruction sequence shown in example 5-1, must be executed. example 5-1: changing prescaler (timer0 wdt) when changing the prescaler assignment from the wdt to the timer0 module, the following instruction sequence must be executed (see example 5-2). example 5-2: changing prescaler (wdt timer0) 5.1.4 timer0 interrupt timer0 will generate an interrupt when the tmr0 register overflows from ffh to 00h. the t0if interrupt flag bit of the intcon register is set every time the tmr0 register overflows, regardless of whether or not the timer0 interrupt is enabled. the t0if bit must be cleared in software. the timer0 interrupt enable is the t0ie bit of the intcon register. 5.1.5 using timer0 with an external clock when timer0 is in counter mode, the synchronization of the t0cki input and the timer0 register is accom- plished by sampling the prescaler output on the q2 and q4 cycles of the internal phase clocks. therefore, the high and low periods of the external clock source must meet the timing requirements as shown in the section 15.0 electrical specifications . banksel tmr0 ; clrwdt ;clear wdt clrf tmr0 ;clear tmr0 and ;prescaler banksel option_reg ; bsf option_reg,psa ;select wdt clrwdt ; ; movlw b?11111000? ;mask prescaler andwf option_reg,w ;bits iorlw b?00000101? ;set wdt prescaler movwf option_reg ;to 1:32 note: the timer0 interrupt cannot wake the processor from sleep since the timer is frozen during sleep. clrwdt ;clear wdt and ;prescaler banksel option_reg ; movlw b?11110000? ;mask tmr0 select and andwf option_reg,w ;prescaler bits iorlw b?00000011? ;set prescale to 1:16 movwf option_reg ; downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 43 pic12f683 table 5-1: summary of registers associated with timer0 register 5-1: option_reg: option register r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 r/w-1 gppu intedg t0cs t0se psa ps2 ps1 ps0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 gppu : gpio pull-up enable bit 1 = gpio pull-ups are disabled 0 = gpio pull-ups are enabled by individual port latch values in wpu register bit 6 intedg: interrupt edge select bit 1 = interrupt on rising edge of int pin 0 = interrupt on falling edge of int pin bit 5 t0cs: timer0 clock source select bit 1 = transition on t0cki pin 0 = internal instruction cycle clock (f osc /4) bit 4 t0se: timer0 source edge select bit 1 = increment on high-to-low transition on t0cki pin 0 = increment on low-to-high transition on t0cki pin bit 3 psa: prescaler assignment bit 1 = prescaler is assigned to the wdt 0 = prescaler is assigned to the timer0 module bit 2-0 ps<2:0>: prescaler rate select bits note 1: a dedicated 16-bit wdt postscaler is available. see section 12.6 watchdog timer (wdt) for more information. name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets tmr0 timer0 module register xxxx xxxx uuuu uuuu intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x option_reg gppu intedg t0cs t0se psa ps2 ps1 ps0 1111 1111 1111 1111 trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 legend: C = unimplemented locations, read as 0 , u = unchanged, x = unknown. shaded cells are not used by the timer0 module. 000 001 010 011 100 101 110 111 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 bit value timer0 rate wdt rate downloaded from: http:///
pic12f683 ds41211d-page 44 ? 2007 microchip technology inc. 6.0 timer1 module with gate control the timer1 module is a 16-bit timer/counter with the following features: ? 16-bit timer/counter register pair (tmr1h:tmr1l) ? programmable internal or external clock source ? 3-bit prescaler ? optional lp oscillator ? synchronous or asynchronous operation ? timer1 gate (count enable) via comparator or t1g pin ? interrupt on overflow ? wake-up on overflow (external clock, asynchronous mode only) ? special event trigger (with ccp) ? comparator output synchronization to timer1 clock figure 6-1 is a block diagram of the timer1 module. 6.1 timer1 operation the timer1 module is a 16-bit incrementing counter which is accessed through the tmr1h:tmr1l register pair. writes to tmr1h or tmr1l directly update the counter. when used with an internal clock source, the module is a timer. when used with an external clock source, the module can be used as either a timer or counter. 6.2 clock source selection the tmr1cs bit of the t1con register is used to select the clock source. when tmr1cs = 0 , the clock source is f osc /4. when tmr1cs = 1 , the clock source is supplied externally. figure 6-1: timer1 block diagram clock source tmr1cs f osc /4 0 t1cki pin 1 tmr1h tmr1l oscillator t1sync t1ckps<1:0> prescaler 1, 2, 4, 8 synchronize (3) det 1 0 01 synchronized clock input 2 set flag bit tmr1if on overflow tmr1 (2) tmr1ge tmr1on t1oscen 10 cout t1gss t1ginv to comparator module timer1 clock tmr1cs osc2/t1g osc1/t1cki note 1: st buffer is low power type when using lp oscillator, or high speed type when using t1cki. 2: timer1 register increments on rising edge. 3: synchronize does not operate while in sleep. (1) en intosc without clkout f osc /4 internal clock downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 45 pic12f683 6.2.1 internal clock source when the internal clock source is selected the tmr1h:tmr1l register pair will increment on multiples of t cy as determined by the timer1 prescaler. 6.2.2 external clock source when the external clock source is selected, the timer1 module may work as a timer or a counter. when counting, timer1 is incremented on the rising edge of the external clock input t1cki. in addition, the counter mode clock can be synchronized to the microcontroller system clock or run asynchronously. if an external clock oscillator is needed (and the microcontroller is using the intosc without clkout), timer1 can use the lp oscillator as a clock source. 6.3 timer1 prescaler timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. the t1ckps bits of the t1con register control the prescale counter. the prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to tmr1h or tmr1l. 6.4 timer1 oscillator a low-power 32.768 khz crystal oscillator is built-in between pins osc1 (input) and osc2 (amplifier output). the oscillator is enabled by setting the t1oscen control bit of the t1con register. the oscillator will continue to run during sleep. the timer1 oscillator is shared with the system lp oscillator. thus, timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when in lp oscillator mode. the user must provide a software time delay to ensure proper oscilla- tor start-up. trisio<5:4> bits are set when the timer1 oscillator is enabled. gp5 and gp4 bits read as 0 and trisio5 and trisio4 bits read as 1 . 6.5 timer1 operation in asynchronous counter mode if control bit t1sync of the t1con register is set, the external clock input is not synchronized. the timer continues to increment asynchronous to the internal phase clocks. the timer will continue to run during sleep and can generate an interrupt on overflow, which will wake-up the processor. however, special precautions in software are needed to read/write the timer (see section 6.5.1 reading and writing timer1 in asynchronous counter mode ). 6.5.1 reading and writing timer1 in asynchronous counter mode reading tmr1h or tmr1l while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). however, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. for writes, it is recommended that the user simply stop the timer and write the desired values. a write contention may occur by writing to the timer registers, while the register is incrementing. this may produce an unpredictable value in the tmr1h:ttmr1l register pair. 6.6 timer1 gate timer1 gate source is software configurable to be the t1g pin or the output of the comparator. this allows the device to directly time external events using t1g or analog events using comparator 2. see the cmcon1 register ( register 8-2 ) for selecting the timer1 gate source. this feature can simplify the software for a delta-sigma a/d converter and many other applications. for more information on delta-sigma a/d converters, see the microchip web site (www.microchip.com). timer1 gate can be inverted using the t1ginv bit of the t1con register, whether it originates from the t1g pin or comparator 2 output. this configures timer1 to measure either the active-high or active-low time between events. note: in counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge. note: the oscillator requires a start-up and stabilization time before use. thus, t1oscen should be set and a suitable delay observed prior to enabling timer1. note: when switching from synchronous to asynchronous operation, it is possible to skip an increment. when switching from asynchronous to synchronous operation, it is possible to produce a single spurious increment. note: tmr1ge bit of the t1con register must be set to use either t1g or cout as the timer1 gate source. see register 8-2 for more information on selecting the timer1 gate source. downloaded from: http:///
pic12f683 ds41211d-page 46 ? 2007 microchip technology inc. 6.7 timer1 interrupt the timer1 register pair (tmr1h:tmr1l) increments to ffffh and rolls over to 0000h. when timer1 rolls over, the timer1 interrupt flag bit of the pir1 register is set. to enable the interrupt on rollover, you must set these bits: ? timer1 interrupt enable bit of the pie1 register ? peie bit of the intcon register ? gie bit of the intcon register the interrupt is cleared by clearing the tmr1if bit in the interrupt service routine. 6.8 timer1 operation during sleep timer1 can only operate during sleep when setup in asynchronous counter mode. in this mode, an external crystal or clock source can be used to increment the counter. to set up the timer to wake the device: ? tmr1on bit of the t1con register must be set ? tmr1ie bit of the pie1 register must be set ? peie bit of the intcon register must be set the device will wake-up on an overflow and execute the next instruction. if the gie bit of the intcon register is set, the device will call the interrupt service routine (0004h). 6.9 ccp special event trigger if a ccp is configured to trigger a special event, the trigger will clear the tmr1h:tmr1l register pair. this special event does not cause a timer1 interrupt. the ccp module may still be configured to generate a ccp interrupt. in this mode of operation, the ccpr1h:ccpr1l regis- ter pair effectively becomes the period register for timer1. timer1 should be synchronized to the f osc to utilize the special event trigger. asynchronous operation of timer1 can cause a special event trigger to be missed. in the event that a write to tmr1h or tmr1l coincides with a special event trigger from the ccp, the write will take precedence. for more information, see section on ccp . 6.10 comparator synchronization the same clock used to increment timer1 can also be used to synchronize the comparator output. this feature is enabled in the comparator module. when using the comparator for timer1 gate, the comparator output should be synchronized to timer1. this ensures timer1 does not miss an increment if the comparator changes. for more information, see section 8.0 comparator module . figure 6-2: timer1 incrementing edge note: the tmr1h:ttmr1l register pair and the tmr1if bit should be cleared before enabling interrupts. t1cki = 1 when tmr1 enabled t1cki = 0 when tmr1 enabled note 1: arrows indicate counter increments. 2: in counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 47 pic12f683 6.11 timer1 control register the timer1 control register (t1con), shown in register 6-1, is used to control timer1 and select the various features of the timer1 module. register 6-1: t1con: timer1 control register r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 t1ginv (1) tmr1ge (2) t1ckps1 t1ckps0 t1oscen t1sync tmr1cs tmr1on bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 t1ginv: timer1 gate invert bit (1) 1 = timer1 gate is active-high (timer1 counts when gate is high) 0 = timer1 gate is active-low (timer1 counts when gate is low) bit 6 tmr1ge: timer1 gate enable bit (2) if tmr1on = 0 : this bit is ignored if tmr1on = 1 : 1 = timer1 is on if timer1 gate is not active 0 = timer1 is on bit 5-4 t1ckps<1:0>: timer1 input clock prescale select bits 11 = 1:8 prescale value 10 = 1:4 prescale value 01 = 1:2 prescale value 00 = 1:1 prescale value bit 3 t1oscen: lp oscillator enable control bit if intosc without clkout oscillator is active: 1 = lp oscillator is enabled for timer1 clock 0 = lp oscillator is off else: this bit is ignored. lp oscillator is disabled. bit 2 t1sync : timer1 external clock input synchronization control bit tmr1cs = 1 : 1 = do not synchronize external clock input 0 = synchronize external clock input tmr1cs = 0 : this bit is ignored. timer1 uses the internal clock bit 1 tmr1cs: timer1 clock source select bit 1 = external clock from t1cki pin (on the rising edge) 0 = internal clock (f osc /4) bit 0 tmr1on: timer1 on bit 1 = enables timer1 0 = stops timer1 note 1: t1ginv bit inverts the timer1 gate logic, regardless of source. 2: tmr1ge bit must be set to use either t1g pin or cout, as selected by the t1gss bit of the cmcon1 register, as a timer1 gate source. downloaded from: http:///
pic12f683 ds41211d-page 48 ? 2007 microchip technology inc. table 6-1: summary of registers associated with timer1 name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets config (1) cpd cp mclre pwrte wdte fosc2 fosc1 fosc0 cmcon1 t 1 g s s cmsync ---- --10 ---- --10 intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 tmr1h holding register for the most significant byte of the 16-bit tmr1 register xxxx xxxx uuuu uuuu tmr1l holding register for the least significant byte of the 16-bit tmr1 register xxxx xxxx uuuu uuuu t1con t1ginv tmr1ge t1ckps1 t1ckps0 t1oscen t1sync tmr1cs tmr1on 0000 0000 uuuu uuuu legend: x = unknown, u = unchanged, ? = unimplemented, read as 0 . shaded cells are not used by the timer1 module. note 1: see configuration word register (register 12-1) for operation of all register bits. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 49 pic12f683 7.0 timer2 module the timer2 module is an 8-bit timer with the following features: ? 8-bit timer register (tmr2) ? 8-bit period register (pr2) ? interrupt on tmr2 match with pr2 ? software programmable prescaler (1:1, 1:4, 1:16) ? software programmable postscaler (1:1 to 1:16) see figure 7-1 for a block diagram of timer2. 7.1 timer2 operation the clock input to the timer2 module is the system instruction clock (f osc /4). the clock is fed into the timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. the output of the prescaler is then used to increment the tmr2 register. the values of tmr2 and pr2 are constantly compared to determine when they match. tmr2 will increment from 00h until it matches the value in pr2. when a match occurs, two things happen: ? tmr2 is reset to 00h on the next increment cycle. ? the timer2 postscaler is incremented the match output of the timer2/pr2 comparator is then fed into the timer2 postscaler. the postscaler has postscale options of 1:1 to 1:16 inclusive. the output of the timer2 postscaler is used to set the tmr2if interrupt flag bit in the pir1 register. the tmr2 and pr2 registers are both fully readable and writable. on any reset, the tmr2 register is set to 00h and the pr2 register is set to ffh. timer2 is turned on by setting the tmr2on bit in the t2con register to a 1 . timer2 is turned off by clearing the tmr2on bit to a 0 . the timer2 prescaler is controlled by the t2ckps bits in the t2con register. the timer2 postscaler is controlled by the toutps bits in the t2con register. the prescaler and postscaler counters are cleared when: ? a write to tmr2 occurs. ? a write to t2con occurs. ? any device reset occurs (power-on reset, mclr reset, watchdog timer reset, or brown-out reset). figure 7-1: timer2 block diagram note: tmr2 is not cleared when t2con is written. comparator tmr2 sets flag tmr2 output reset postscaler prescaler pr2 2 f osc /4 1:1 to 1:16 1:1, 1:4, 1:16 eq 4 bit tmr2if toutps<3:0> t2ckps<1:0> downloaded from: http:///
pic12f683 ds41211d-page 50 ? 2007 microchip technology inc. table 7-1: summary of associated timer2 registers register 7-1: t2con: ti mer 2 control register u-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 toutps3 toutps2 toutps1 toutps0 tmr2on t2ckps1 t2ckps0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 unimplemented: read as 0 bit 6-3 toutps<3:0>: timer2 output postscaler select bits 0000 = 1:1 postscaler 0001 = 1:2 postscaler 0010 = 1:3 postscaler 0011 = 1:4 postscaler 0100 = 1:5 postscaler 0101 = 1:6 postscaler 0110 = 1:7 postscaler 0111 = 1:8 postscaler 1000 = 1:9 postscaler 1001 = 1:10 postscaler 1010 = 1:11 postscaler 1011 = 1:12 postscaler 1100 = 1:13 postscaler 1101 = 1:14 postscaler 1110 = 1:15 postscaler 1111 = 1:16 postscaler bit 2 tmr2on: timer2 on bit 1 = timer2 is on 0 = timer2 is off bit 1-0 t2ckps<1:0>: timer2 clock prescale select bits 00 =prescaler is 1 01 =prescaler is 4 1x = prescaler is 16 name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 pr2 timer2 module period register 1111 1111 1111 1111 tmr2 holding register for the 8-bit tmr2 register 0000 0000 0000 0000 t2con toutps3 toutps2 toutps1 toutps0 tmr2on t2ckps1 t2ckps0 -000 0000 -000 0000 legend: x = unknown, u = unchanged, - = unimplemented read as 0 . shaded cells are not used for timer2 module. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 51 pic12f683 8.0 comparator module comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. the comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. the analog comparator module includes the following features: ? multiple comparator configurations ? comparator output is available internally/externally ? programmable output polarity ? interrupt-on-change ? wake-up from sleep ? timer1 gate (count enable) ? output synchronization to timer1 clock input ? programmable voltage reference 8.1 comparator overview the comparator is shown in figure 8-1 along with the relationship between the analog input levels and the digital output. when the analog voltage at v in + is less than the analog voltage at v in -, the output of the comparator is a digital low level. when the analog voltage at v in + is greater than the analog voltage at v in -, the output of the comparator is a digital high level. figure 8-1: single comparator figure 8-2: comparator output block diagram C + v in + v in - output output v in + v in - note: the black areas of the output of the comparator represents the uncertainty due to input offsets and response time. cmsync dq en to cout pin rd cmcon0 set cmif bit multiplex port pins q3*rd cmcon0 reset to data bus cinv timer1 clock source (1) 01 to timer1 gate note 1: comparator output is latched on fa lling edge of timer1 clock source. 2: q1 and q3 are phases of the four-phase system clock (f osc ). 3: q1 is held high during sleep mode. dq dq en cl q1 downloaded from: http:///
pic12f683 ds41211d-page 52 ? 2007 microchip technology inc. 8.2 analog input connection considerations a simplified circuit for an analog input is shown in figure 8-3. since the analog input pins share their con- nection with a digital input, they have reverse biased esd protection diodes to v dd and v ss . the analog input, therefore, must be between v ss and v dd . if the input voltage deviates from this range by more than 0.6v in either direction, one of the diodes is forward biased and a latch-up may occur. a maximum source impedance of 10 k is recommended for the analog sources. also, any external component connected to an analog input pin, such as a capacitor or a zener diode, should have very little leakage current to minimize inaccuracies introduced. figure 8-3: analog input model note 1: when reading a port register, all pins configured as analog inputs will read as a 0 . pins configured as digital inputs will convert as an analog input, according to the input specification. 2: analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified. v a rs < 10k c pin 5 pf v dd v t 0.6v v t 0.6v r ic i leakage 500 na vss a in legend: c pin = input capacitance i leakage = leakage current at the pin due to various junctions r ic = interconnect resistance r s = source impedance v a = analog voltage v t = threshold voltage to adc input downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 53 pic12f683 8.3 comparator configuration there are eight modes of operation for the comparator. the cm<2:0> bits of the cmcon0 register are used to select these modes as shown in figure 8-4. ? analog function (a): digital input buffer is disabled ? digital function (d): comparator digital output, overrides port function ? normal port function (i/o): independent of com- parator the port pins denoted as a will read as a 0 regardless of the state of the i/o pin or the i/o control tris bit. pins used as analog inputs should also have the corresponding tris bit set to 1 to disable the digital output driver. pins denoted as d should have the corresponding tris bit set to 0 to enable the digital output driver. figure 8-4: comparator i/o operating modes note: comparator interrupts should be disabled during a comparator mode change to prevent unintended interrupts. comparator reset (por default value C low power) comparator w/o output and with internal refere nce cm<2:0> = 000 cm<2:0> = 100 comparator with output multiplexed input with internal reference and output cm<2:0> = 001 cm<2:0> = 101 comparator without output multiplexed input with internal reference cm<2:0> = 010 cm<2:0> = 110 comparator with output and internal reference comparator off (lowest power) cm<2:0> = 011 cm<2:0> = 111 legend: a = analog input, ports always reads 0 cis = comparator input switch (cmcon0<3>) i/o = normal port i/o d = comparator digital output note 1: reads as 0 , unless cinv = 1 . cin-cin+ off (1) aa cout (pin) i/o cin-cin+ cout ai/o cout (pin) i/o from cv ref module cin-cin+ cout aa cout (pin) d cin-cin+ cout aa cout (pin) d from cv ref module cis = 0 cis = 1 cin-cin+ cout aa cout (pin) i/o cin- cin+ cout aa cout (pin) i/o from cv ref module cis = 0 cis = 1 cin-cin+ cout a i/o cout (pin) d from cv ref module cin- cin+ off (1) i/oi/o cout (pin) i/o downloaded from: http:///
pic12f683 ds41211d-page 54 ? 2007 microchip technology inc. 8.4 comparator control the cmcon0 register (register 8-1) provides access to the following comparator features: ? mode selection ? output state ? output polarity ? input switch 8.4.1 comparator output state the comparator state can always be read internally via the cout bit of the cmcon0 register. the comparator state may also be directed to the cout pin in the following modes: ? cm<2:0> = 001 ? cm<2:0> = 011 ? cm<2:0> = 101 when one of the above modes is selected, the associ- ated tris bit of the cout pin must be cleared. 8.4.2 comparator output polarity inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. the polarity of the comparator output can be inverted by setting the cinv bit of the cmcon0 register. clearing cinv results in a non-inverted output. a complete table showing the output state versus input conditions and the polarity bit is shown in table 8-1. table 8-1: output state vs. input conditions 8.4.3 comparator input switch the inverting input of the comparator may be switched between two analog pins in the following modes: ? cm<2:0> = 101 ? cm<2:0> = 110 in the above modes, both pins remain in analog mode regardless of which pin is selected as the input. the cis bit of the cmcon0 register controls the comparator input switch. 8.5 comparator response time the comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. this period is referred to as the response time. the response time of the comparator differs from the settling time of the voltage reference. therefore, both of these times must be considered when determining the total response time to a comparator input change. see the comparator and voltage reference specifications in section 15.0 electrical specifications for more details. input conditions cinv cout v in - > v in + 00 v in - < v in + 01 v in - > v in + 11 v in - < v in + 10 note: cout refers to both the register bit and output pin. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 55 pic12f683 8.6 comparator interrupt operation the comparator interrupt flag is set whenever there is a change in the output value of the comparator. changes are recognized by means of a mismatch cir- cuit which consists of two latches and an exclusive-or gate (see figure 8.2). one latch is updated with the comparator output level when the cmcon0 register is read. this latch retains the value until the next read of the cmcon0 register or the occurrence of a reset. the other latch of the mismatch circuit is updated on every q1 system clock. a mismatch condition will occur when a comparator output change is clocked through the second latch on the q1 clock cycle. the mismatch condition will persist, holding the cmif bit of the pir1 register true, until either the cmcon0 register is read or the comparator output returns to the previous state. software will need to maintain information about the status of the comparator output to determine the actual change that has occurred. the cmif bit of the pir1 register, is the comparator interrupt flag. this bit must be reset in software by clearing it to 0 . since it is also possible to write a 1 to this register, a simulated interrupt may be initiated. the cmie bit of the pie1 register and the peie and gie bits of the intcon register must all be set to enable comparator interrupts. if any of these bits are cleared, the interrupt is not enabled, although the cmif bit of the pir1 register will still be set if an interrupt condition occurs. the user, in the interrupt service routine, can clear the interrupt in the following manner: a) any read or write of cmcon0. this will end the mismatch condition. b) clear the cmif interrupt flag. a persistent mismatch condition will preclude clearing the cmif interrupt flag. reading cmcon0 will end the mismatch condition and allow the cmif bit to be cleared. figure 8-5: comparator interrupt timing w/o cmcon0 read figure 8-6: comparator interrupt timing with cmcon0 read note: a write operation to the cmcon0 register will also clear the mismatch condition because all writes include a read operation at the beginning of the write cycle. note: if a change in the cmcon0 register (cout) should occur when a read operation is being executed (start of the q2 cycle), then the cmif interrupt flag may not get set. note 1: if a change in the cmcon0 register (cout) should occur when a read opera- tion is being executed (start of the q2 cycle), then the cmif of the pir1 register interrupt flag may not get set. 2: when either comparator is first enabled, bias circuitry in the comparator module may cause an invalid output from the comparator until the bias circuitry is stable. allow about 1 s for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts. q1q3 cin+ cout set cmif (level) cmif t rt reset by software q1q3 cin+ cout set cmif (level) cmif t rt reset by software cleared by cmcon0 read downloaded from: http:///
pic12f683 ds41211d-page 56 ? 2007 microchip technology inc. 8.7 operation during sleep the comparator, if enabled before entering sleep mode, remains active during sleep. the additional current consumed by the comparator is shown separately in section 15.0 electrical specifications . if the comparator is not used to wake the device, power consumption can be minimized while in sleep mode by turning off the comparator. the comparator is turned off by selecting mode cm<2:0> = 000 or cm<2:0> = 111 of the cmcon0 register. a change to the comparator output can wake-up the device from sleep. to enable the comparator to wake the device from sleep, the cmie bit of the pie1 register and the peie bit of the intcon register must be set. the instruction following the sleep instruction always executes following a wake from sleep. if the gie bit of the intcon register is also set, the device will then execute the interrupt service routine. 8.8 effects of a reset a device reset forces the cmcon0 and cmcon1 registers to their reset states. this forces the compar- ator module to be in the comparator reset mode (cm<2:0> = 000) . thus, all comparator inputs are analog inputs with the comparator disabled to consume the smallest current possible. register 8-1: cmcon0: comparator configuration register u-0 r-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 c o u t cinv cis cm2 cm1 cm0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 unimplemented: read as 0 bit 6 cout: comparator output bit when cinv = 0 : 1 = v in + > v in - 0 = v in + < v in - when cinv = 1 : 1 = v in + < v in - 0 = v in + > v in - bit 5 unimplemented: read as 0 bit 4 cinv: comparator output inversion bit 1 = output inverted 0 = output not inverted bit 3 cis: comparator input switch bit when cm<2:0> = 110 or 101 : 1 = cin+ connects to v in - 0 = cin- connects to v in - when cm<2:0> = 0xx or 100 or 111 : cis has no effect. bit 2-0 cm<2:0>: comparator mode bits (see figure 8-5) 000 = cin pins are configured as analog, cout pin configured as i/o, comparator output turned off 001 = cin pins are configured as analog, co ut pin configured as comparator output 010 = cin pins are configured as analog, cout pin conf igured as i/o, comparator output available internally 011 = cin- pin is configured as analog, cin+ pin is configured as i/o, cout pin configured as comparator output, cv ref is non-inverting input 100 = cin- pin is configured as analog, cin+ pin is configured as i/o, cout pin is configured as i/o, comparator output available internally, cv ref is non-inverting input 101 = cin pins are configured as analog and multiplexed, cout pin is configured as comparator output, cv ref is non-inverting input 110 = cin pins are configured as analog and multiplexed, cout pin is configured as i/o, comparator output available internally, cv ref is non-inverting input 111 = cin pins are configured as i/o, cout pin is configur ed as i/o, comparator output disabled, comparator off. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 57 pic12f683 8.9 comparator gating timer1 this feature can be used to time the duration or interval of analog events. clearing the t1gss bit of the cmcon1 register will enable timer1 to increment based on the output of the comparator. this requires that timer1 is on and gating is enabled. see section 6.0 timer1 module with gate control for details. it is recommended to synchronize the comparator with timer1 by setting the cmsync bit when the comparator is used as the timer1 gate source. this ensures timer1 does not miss an increment if the comparator changes during an increment. 8.10 synchronizing comparator output to timer1 the comparator output can be synchronized with timer1 by setting the cmsync bit of the cmcon1 register. when enabled, the comparator output is latched on the falling edge of the timer1 clock source. if a prescaler is used with timer1, the comparator output is latched after the prescaling function. to prevent a race condition, the comparator output is latched on the falling edge of the timer1 clock source and timer1 increments on the rising edge of its clock source. see the comparator block diagram (figure 8- 2) and the timer1 block diagram (figure 6-1) for more information. register 8-2: cmcon1: compar ator configuration register u-0 u-0 u-0 u-0 u-0 u-0 r/w-1 r/w-0 t1gss cmsync bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-2 unimplemented: read as 0 bit 1 t1gss: timer1 gate source select bit (1) 1 = timer 1 gate source is t1g pin (pin should be configured as digital input) 0 = timer 1 gate source is comparator output bit 0 cmsync: comparator output synchronization bit (2) 1 = output is synchronized with falling edge of timer1 clock 0 = output is asynchronous note 1: refer to section 6.6 timer1 gate . 2: refer to figure 8-2. downloaded from: http:///
pic12f683 ds41211d-page 58 ? 2007 microchip technology inc. 8.11 comparator voltage reference the comparator voltage reference module provides an internally generated voltage reference for the comparators. the following features are available: ? independent from comparator operation ? two 16-level voltage ranges ? output clamped to v ss ? ratiometric with v dd the vrcon register (register 8-3) controls the voltage reference module shown in figure 8-7. 8.11.1 independent operation the comparator voltage reference is independent of the comparator configuration. setting the vren bit of the vrcon register will enable the voltage reference. 8.11.2 output voltage selection the cv ref voltage reference has 2 ranges with 16 voltage levels in each range. range selection is controlled by the vrr bit of the vrcon register. the 16 levels are set with the vr<3:0> bits of the vrcon register. the cv ref output voltage is determined by the following equations: equation 8-1: cv ref output voltage the full range of v ss to v dd cannot be realized due to the construction of the module. see figure 8-1. 8.11.3 output clamped to v ss the cv ref output voltage can be set to vss with no power consumption by configuring vrcon as follows: ?vren= 0 ?vrr= 1 ?vr<3:0>= 0000 this allows the comparator to detect a zero-crossing while not consuming additional cv ref module current. 8.11.4 output ratiometric to vdd the comparator voltage reference is v dd derived and therefore, the cv ref output changes with fluctuations in v dd . the tested absolute accuracy of the comparator voltage reference can be found in section 15.0 electrical specifications . v rr 1 (low range): = v rr 0 (high range): = cv ref (v dd /4) + = cv ref (vr<3:0>/24) v dd = (vr<3:0> v dd /32) register 8-3: vrcon: voltage reference control register r/w-0 u-0 r/w-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 vren v r r vr3 vr2 vr1 vr0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 vren: cv ref enable bit 1 = cv ref circuit powered on 0 = cv ref circuit powered down, no i dd drain and cv ref = v ss . bit 6 unimplemented: read as 0 bit 5 vrr: cv ref range selection bit 1 = low range 0 = high range bit 4 unimplemented: read as 0 bit 3-0 vr<3:0>: cv ref value selection 0 vr<3:0> 15 when v rr = 1 : cv ref = (vr<3:0>/24) * v dd when v rr = 0 : cv ref = v dd /4 + (vr<3:0>/32) * v dd downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 59 pic12f683 figure 8-7: comparator voltage reference block diagram table 8-2: summary of registers associated with the comparator and voltage reference modules name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets ansel adcs2 adcs1 adcs0 ans3 ans2 ans1 ans0 -000 1111 -000 1111 cmcon0 c o u t cinv cis cm2 cm1 cm0 -0-0 0000 -0-0 0000 cmcon1 t1gss cmsync ---- --10 ---- --10 intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie c m i e osfie tmr2ie tmr1ie 000- 0000 0000 0000 pir1 eeif adif ccp1if c m i f osfif tmr2if tmr1if 000- 0000 000- 0000 gpio gp5 gp4 gp3 gp2 gp1 gp0 --xx xxxx --uu uuuu trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 vrcon vren v r r vr3 vr2 vr1 vr0 0-0- 0000 -0-0 0000 legend: x = unknown, u = unchanged, - = unimplemented, read as 0 . shaded cells are not used for comparator. vrr 8r vr<3:0> (1) 16-1 analog 8 rrr rr cv ref to 16 stages comparator input vren v dd mux vr<3:0> = 0000 vren vrr 0 1 2 14 15 note 1: care should be taken to ensure v ref remains within the comparator common mode input range. see section 15.0 electrical specifications for more detail. downloaded from: http:///
pic12f683 ds41211d-page 60 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 61 pic12f683 9.0 analog-to-digital converter (adc) module the analog-to-digital converter (adc) allows conversion of an analog input signal to a 10-bit binary representation of that signal. this device uses analog inputs, which are multiplexed into a single sample and hold circuit. the output of the sample and hold is connected to the input of the converter. the converter generates a 10-bit binary result via successive approximation and stores the conversion result into the adc result registers (adresl and adresh). the adc voltage reference is software selectable to either v dd or a voltage applied to the external reference pins. the adc can generate an interrupt upon completion of a conversion. this interrupt can be used to wake-up the device from sleep. figure 9-1 shows the block diagram of the adc. figure 9-1: adc block diagram 9.1 adc configuration when configuring and using the adc the following functions must be considered: ? gpio configuration ? channel selection ? adc voltage reference selection ? adc conversion clock source ? interrupt control ? results formatting 9.1.1 gpio configuration the adc can be used to convert both analog and digital signals. when converting analog signals, the i/o pin should be configured for analog by setting the associated tris and ansel bits. see the corresponding gpio section for more information. 9.1.2 channel selection the chs bits of the adcon0 register determine which channel is connected to the sample and hold circuit. when changing channels, a delay is required before starting the next conversion. refer to section 9.2 adc operation for more information. gp0/an0 a/d gp1/an1/v ref gp2/an2 v dd v ref adon go/done vcfg = 1 vcfg = 0 chs adresh adresl 10 10 adfm gp4/an3 0 = left justify 1 = right justify note: analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current. downloaded from: http:///
pic12f683 ds41211d-page 62 ? 2007 microchip technology inc. 9.1.3 adc v oltage reference the vcfg bit of the adcon0 register provides control of the positive voltage reference. the positive voltage reference can be either v dd or an external voltage source. the negative voltage reference is always connected to the ground reference. 9.1.4 conversion clock the source of the conversion clock is software select- able via the adcs bits of the ansel register. there are seven possible clock options: ?f osc /2 ?f osc /4 ?f osc /8 ?f osc /16 ?f osc /32 ?f osc /64 ?f rc (dedicated internal oscillator) the time to complete one bit conversion is defined as t ad . one full 10-bit conversion requires 11 t ad periods as shown in figure 9-2. for correct conversion, the appropriate t ad specification must be met. see a/d conversion requirements in section 15.0 electrical specifications for more information. table 9-1 gives examples of appropriate adc clock selections. table 9-1: adc clock period (t ad ) v s . device operating frequencies (vdd > 3.0v) figure 9-2: analog-to-digital conversion t ad cycles note: unless using the f rc , any changes in the system clock frequency will change the adc clock frequency, which may adversely affect the adc result. adc clock period (t ad ) device frequency (f osc ) adc clock source adcs<2:0> 20 mhz 8 mhz 4 mhz 1 mhz f osc /2 000 100 ns (2) 250 ns (2) 500 ns (2) 2.0 s f osc /4 100 200 ns (2) 500 ns (2) 1.0 s (2) 4.0 s f osc /8 001 400 ns (2) 1.0 s (2) 2.0 s 8.0 s (3) f osc /16 101 800 ns (2) 2.0 s4 . 0 s 16.0 s (3) f osc /32 010 1.6 s4 . 0 s 8.0 s (3) 32.0 s (3) f osc /64 110 3.2 s 8.0 s (3) 16.0 s (3) 64.0 s (3) f rc x11 2-6 s (1,4) 2-6 s (1,4) 2-6 s (1,4) 2-6 s (1,4) legend: shaded cells are outside of recommended range. note 1: the f rc source has a typical t ad time of 4 s for v dd > 3.0v. 2: these values violate the minimum required t ad time. 3: for faster conversion times, the selection of another clock source is recommended. 4: when the device frequency is greater than 1 mhz, the f rc clock source is only recommended if the conversion will be performed during sleep. t ad 1 t ad 2 t ad 3 t ad 4 t ad 5 t ad 6 t ad 7 t ad 8 t ad 9 set go/done bit holding capacitor is disconnected from analog input (typically 100 ns) b9 b8 b7 b6 b5 b4 b3 b2 t ad 10 t ad 11 b1 b0 t cy to t ad conversion starts adresh and adresl registers are loaded, go bit is cleared, adif bit is set, holding capacitor is connected to analog input downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 63 pic12f683 9.1.5 interrupts the adc module allows for the ability to generate an interrupt upon completion of an analog-to-digital conversion. the adc interrupt flag is the adif bit in the pir1 register. the adc interrupt enable is the adie bit in the pie1 register. the adif bit must be cleared in software. this interrupt can be generated while the device is operating or while in sleep. if the device is in sleep, the interrupt will wake-up the device. upon waking from sleep, the next instruction following the sleep instruction is always executed. if the user is attempting to wake-up from sleep and resume in-line code execution, the global interrupt must be disabled. if the global interrupt is enabled, execution will switch to the interrupt service routine. please see section 12.4 interrupts for more information. 9.1.6 result formatting the 10-bit a/d conversion result can be supplied in two formats, left justified or right justified. the adfm bit of the adcon0 register controls the output format. figure 9-3 shows the two output formats. figure 9-3: 10-bit a/d conversion result format 9.2 adc operation 9.2.1 starting a conversion to enable the adc module, the adon bit of the adcon0 register must be set to a 1 . setting the go/done bit of the adcon0 register to a 1 will start the analog-to-digital conversion. 9.2.2 completion of a conversion when the conversion is complete, the adc module will: ? clear the go/done bit ? set the adif flag bit ? update the adresh:adresl registers with new conversion result 9.2.3 terminating a conversion if a conversion must be terminated before completion, the go/done bit can be cleared in software. the adresh:adresl registers will not be updated with the partially complete analog-to-digital conversion sample. instead, the adresh:adresl register pair will retain the value of the previous conversion. addi- tionally, a 2 t ad delay is required before another acqui- sition can be initiated. following this delay, an input acquisition is automatically started on the selected channel. note: the adif bit is set at the completion of every conversion, regardless of whether or not the adc interrupt is enabled. adresh adresl (adfm = 0 )m s b l s b bit 7 bit 0 bit 7 bit 0 10-bit a/d result unimplemented: read as 0 (adfm = 1 ) msb lsb bit 7 bit 0 bit 7 bit 0 unimplemented: read as 0 10-bit a/d result note: the go/done bit should not be set in the same instruction that turns on the adc. refer to section 9.2.6 a/d conversion procedure . note: a device reset forces all registers to their reset state. thus, the adc module is turned off and any pending conversion is terminated. downloaded from: http:///
pic12f683 ds41211d-page 64 ? 2007 microchip technology inc. 9.2.4 adc operation during sleep the adc module can operate during sleep. this requires the adc clock source to be set to the f rc option. when the f rc clock source is selected, the adc waits one additional instruction before starting the conversion. this allows the sleep instruction to be executed, which can reduce system noise during the conversion. if the adc interrupt is enabled, the device will wake-up from sleep when the conversion completes. if the adc interrupt is disabled, the adc module is turned off after the conversion completes, although the adon bit remains set. when the adc clock source is something other than f rc , a sleep instruction causes the present conver- sion to be aborted and the adc module is turned off, although the adon bit remains set. 9.2.5 special event trigger the ccp special event trigger allows periodic adc measurements without software intervention. when this trigger occurs, the go/done bit is set by hardware and the timer1 counter resets to zero. using the special event trigger does not assure proper adc timing. it is the users responsibility to ensure that the adc timing requirements are met. see section 11.0 capture/compare/pwm (ccp) module for more information. 9.2.6 a/d conversion procedure this is an example procedure for using the adc to perform an analog-to-digital conversion: 1. configure gpio port: ? disable pin output driver (see tris register) ? configure pin as analog 2. configure the adc module: ? select adc conversion clock ? configure voltage reference ? select adc input channel ? select result format ? turn on adc module 3. configure adc interrupt (optional): ? clear adc interrupt flag ? enable adc interrupt ? enable peripheral interrupt ? enable global interrupt (1) 4. wait the required acquisition time (2) . 5. start conversion by setting the go/done bit. 6. wait for adc conversion to complete by one of the following: ? polling the go/done bit ? waiting for the adc interrupt (interrupts enabled) 7. read adc result 8. clear the adc interrupt flag (required if interrupt is enabled). example 9-1: a/d conversion 9.2.7 adc register definitions the following registers are used to control the operation of the adc. note 1: the global interrupt can be disabled if the user is attempting to wake-up from sleep and resume in-line code execution. 2: see section 9.3 a/d acquisition requirements . ;this code block configures the adc;for polling, vdd reference, frc clock ;and gp0 input. ; ;conversion start & polling for completion ; are included. ; banksel trisio ; bsf trisio,0 ;set gp0 to input banksel ansel ; movlw b?01110001? ;adc frc clock, iorwf ansel ; and gp0 as analog banksel adcon0 ; movlw b?10000001? ;right justify, movwf adcon0 ;vdd vref, an0, on call sampletime ;acquisiton delay bsf adcon0,go ;start conversion btfsc adcon0,go ;is conversion done? goto $-1 ;no, test again banksel adresh ; movf adresh,w ;read upper 2 bits movwf resulthi ;store in gpr space banksel adresl ; movf adresl,w ;read lower 8 bits movwf resultlo ;store in gpr space downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 65 pic12f683 register 9-1: adcon0: a/d control register 0 r/w-0 r/w-0 u-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 adfm vcfg chs1 chs0 go/done adon bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7 adfm: a/d conversion result format select bit 1 = right justified 0 = left justified bit 6 vcfg: voltage reference bit 1 = v ref pin 0 = v dd bit 5-4 unimplemented: read as 0 bit 3-2 chs<1:0>: analog channel select bits 00 = an0 01 = an1 10 = an2 11 = an3 bit 1 go/done : a/d conversion status bit 1 = a/d conversion cycle in progress. setting this bit starts an a/d conversion cycle. this bit is automatically cleared by hardware when the a/d conversion has completed. 0 = a/d conversion completed/not in progress bit 0 adon: adc enable bit 1 = adc is enabled 0 = adc is disabled and consumes no operating current downloaded from: http:///
pic12f683 ds41211d-page 66 ? 2007 microchip technology inc. register 9-2: adresh: adc result register high (adresh) adfm = 0 r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x adres9 adres8 adres7 adres6 adres5 adres4 adres3 adres2 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-0 adres<9:2> : adc result register bits upper 8 bits of 10-bit conversion result register 9-3: adresl: adc result register low (adresl) adfm = 0 r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x adres1 adres0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 adres<1:0> : adc result register bits lower 2 bits of 10-bit conversion result bit 5-0 reserved : do not use. register 9-4: adresh: adc result register high (adresh) adfm = 1 r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x adres9 adres8 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-2 reserved : do not use. bit 1-0 adres<9:8> : adc result register bits upper 2 bits of 10-bit conversion result register 9-5: adresl: adc result register low (adresl) adfm = 1 r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x r/w-x adres7 adres6 adres5 adres4 adres3 adres2 adres1 adres0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-0 adres<7:0> : adc result register bits lower 8 bits of 10-bit conversion result downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 67 pic12f683 9.3 a/d acquisition requirements for the adc to meet its specified accuracy, the charge holding capacitor (c hold ) must be allowed to fully charge to the input channel voltage level. the analog input model is shown in figure 9-4. the source impedance (r s ) and the internal sampling switch (r ss ) impedance directly affect the time required to charge the capacitor c hold . the sampling switch (r ss ) impedance varies over the device voltage (v dd ), see figure 9-4. the maximum recommended impedance for analog sources is 10 k . as the source impedance is decreased, the acquisition time may be decreased. after the analog input channel is selected (or changed), an a/d acquisition must be done before the conversion can be started. to calculate the minimum acquisition time, equation 9-1 may be used. this equation assumes that 1/2 lsb error is used (1024 steps for the adc). the 1/2 lsb error is the maximum error allowed for the adc to meet its specified resolution. equation 9-1: acquisition time example t acq amplifier settling time hold capacitor charging time temperature coefficient ++ = t amp t c t coff ++ = 2s t c temperature - 25c () 0.05s/c () [] ++ = t c c hold r ic r ss r s ++ () ln(1/2047) C = 10pf 1k 7k 10k ++ () C ln(0.0004885) = 1.37 = s t acq 2 s 1.37 s 50c- 25c () 0.05 s /c () [] ++ = 4.67 s = v applied 1e tc C rc --------- C ?? ?? ?? v applied 1 1 2047 ----------- - C ?? ?? = v applied 1 1 2047 ----------- - C ?? ?? v chold = v applied 1e t c C rc --------- - C ?? ?? ?? v chold = ;[1] v chold charged to within 1/2 lsb ;[2] v chold charge response to v applied ;combining [1] and [2] the value for t c can be approximated with the following equations: solving for t c : therefore: temperature 50c and external impedance of 10k 5.0v v dd = assumptions: note 1: the reference voltage (v ref ) has no effect on the equation, since it cancels itself out. 2: the charge holding capacitor (c hold ) is not discharged after each conversion. 3: the maximum recommended impedance for analog sources is 10 k . this is required to meet the pin leakage specification. downloaded from: http:///
pic12f683 ds41211d-page 68 ? 2007 microchip technology inc. figure 9-4: analog input model figure 9-5: adc transfer function c pin va rs anx 5 pf v dd v t = 0.6v v t = 0.6v i leakage r ic 1k sampling switch ss rss c hold = 10 pf v ss /v ref - 6v sampling switch 5v4v 3v 2v 567891011 (k ) v dd 500 na legend: c pin v t i leakage r ic ssc hold = input capacitance = threshold voltage = leakage current at the pin due to = interconnect resistance = sampling switch = sample/hold capacitance various junctions r ss 3ffh 3feh adc output code 3fdh 3fch 004h003h 002h 001h 000h full-scale 3fbh 1 lsb ideal v ss /v ref - zero-scale transition v dd /v ref + transition 1 lsb ideal full-scale range analog input voltage downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 69 pic12f683 table 9-2: summary of associated adc registers name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets adcon0 adfm vcfg chs1 chs0 go/done adon 00-- 0000 0000 0000 ansel adcs2 adcs1 adcs0 ans3 ans2 ans1 ans0 -000 1111 -000 1111 adresh a/d result register high byte xxxx xxxx uuuu uuuu adresl a/d result register low byte xxxx xxxx uuuu uuuu intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 0000 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 gpio gp5 gp4 gp3 gp2 gp1 gp0 --xx xxxx --uu uuuu trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 legend: x = unknown, u = unchanged, ? = unimplemented read as 0 . shaded cells are not used for adc module. downloaded from: http:///
pic12f683 ds41211d-page 70 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 71 pic12f683 10.0 data eeprom memory the eeprom data memory is readable and writable during normal operation (full v dd range). this memory is not directly mapped in the register file space. instead, it is indirectly addressed through the special function registers. there are four sfrs used to read and write this memory: ? eecon1 ? eecon2 (not a physically implemented register) ? eedat ? eeadr eedat holds the 8-bit data for read/write, and eeadr holds the address of the eeprom location being accessed. pic12f683 has 256 bytes of data eeprom with an address range from 0h to ffh. the eeprom data memory allows byte read and write. a byte write automatically erases the location and writes the new data (erase before write). the eeprom data memory is rated for high erase/write cycles. the write time is controlled by an on-chip timer. the write time will vary with voltage and temperature as well as from chip-to-chip. please refer to ac specifications in section 15.0 electrical specifications for exact limits. when the data memory is code-protected, the cpu may continue to read and write the data eeprom memory. the device programmer can no longer access the data eeprom data and will read zeroes. register 10-1: eedat: eeprom data register r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 eedat7 eedat6 eedat5 eedat4 eedat3 eedat2 eedat1 eedat0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-0 eedatn : byte value to write to or read from data eeprom bits register 10-2: eeadr: eeprom address register r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 eeadr7 eeadr6 eeadr5 eeadr4 eeadr3 eeadr2 eeadr1 eeadr0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-0 eeadr : specifies one of 256 locations fo r eeprom read/write operation bits downloaded from: http:///
pic12f683 ds41211d-page 72 ? 2007 microchip technology inc. 10.1 eecon1 and eecon2 registers eecon1 is the control register with four low-order bits physically implemented. the upper four bits are non- implemented and read as 0 s. control bits rd and wr initiate read and write, respectively. these bits cannot be cleared, only set in software. they are cleared in hardware at completion of the read or write operation. the inability to clear the wr bit in software prevents the accidental, premature termination of a write operation. the wren bit, when set, will allow a write operation. on power-up, the wren bit is clear. the wrerr bit is set when a write operation is interrupted by a mclr reset, or a wdt time-out reset during normal operation. in these situations, following reset, the user can check the wrerr bit, clear it and rewrite the location. the data and address will be cleared. therefore, the eedat and eeadr registers will need to be re-initialized. interrupt flag, eeif bit of the pir1 register, is set when write is complete. this bit must be cleared in software. eecon2 is not a physical register. reading eecon2 will read all 0 s. the eecon2 register is used exclusively in the data eeprom write sequence. note: the eecon1, eedat and eeadr registers should not be modified during a data eeprom write (wr bit = 1 ). register 10-3: eecon1: eeprom control register u-0 u-0 u-0 u-0 r/w-x r/w-0 r/s-0 r/s-0 wrerr wren wr rd bit 7 bit 0 legend: s = bit can only be set r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-4 unimplemented: read as 0 bit 3 wrerr: eeprom error flag bit 1 = a write operation is prematurely terminated (any mclr reset, any wdt reset during normal operation or bor reset) 0 = the write operation completed bit 2 wren: eeprom write enable bit 1 = allows write cycles 0 = inhibits write to the data eeprom bit 1 wr: write control bit 1 = initiates a write cycle (the bit is cleared by hardware once write is complete. the wr bit can on ly be set, not cleared, in software.) 0 = write cycle to the data eeprom is complete bit 0 rd: read control bit 1 = initiates an eeprom read (read takes one cycle. rd is cleared in hardware. the rd bit can only be set, not cleared, in software.) 0 = does not initiate an eeprom read downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 73 pic12f683 10.2 reading the eeprom data memory to read a data memory location, the user must write the address to the eeadr register and then set control bit rd of the eecon1 register, as shown in example 10-1. the data is available, at the very next cycle, in the eedat register. therefore, it can be read in the next instruction. eedat holds this value until another read, or until it is written to by the user (during a write operation). example 10-1: data eeprom read 10.3 writing to the eeprom data memory to write an eeprom data location, the user must first write the address to the eeadr register and the data to the eedat register. then the user must follow a specific sequence to initiate the write for each byte, as shown in example 10-2. example 10-2: data eeprom write the write will not initiate if the above sequence is not exactly followed (write 55h to eecon2, write aah to eecon2, then set wr bit) for each byte. we strongly recommend that interrupts be disabled during this code segment. a cycle count is executed during the required sequence. any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the eeprom. additionally, the wren bit in eecon1 must be set to enable write. this mechanism prevents accidental writes to data eeprom due to errant (unexpected) code execution (i.e., lost programs). the user should keep the wren bit clear at all times, except when updating eeprom. the wren bit is not cleared by hardware. after a write sequence has been initiated, clearing the wren bit will not affect this write cycle. the wr bit will be inhibited from being set unless the wren bit is set. at the completion of the write cycle, the wr bit is cleared in hardware and the ee write complete interrupt flag bit (eeif) is set. the user can either enable this interrupt or poll this bit. the eeif bit of the pir1 register must be cleared by software. 10.4 write verify depending on the application, good programming practice may dictate that the value written to the data eeprom should be verified (see example 10-3) to the desired value to be written. example 10-3: write verify 10.4.1 using the data eeprom the data eeprom is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). when variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the eeprom (specification d124) without exceeding the total number of write cycles to a single byte (specifications d120 and d120a). if this is the case, then a refresh of the array must be performed. for this reason, variables that change infrequently (such as constants, ids, calibration, etc.) should be stored in flash program memory. banksel eeadr ; movlw config_addr ; movwf eeadr ;address to read bsf eecon1,rd ;ee read movf eedat,w ;move data to w banksel eecon1 ; bsf eecon1,wren ;enable write bcf intcon,gie ;disable ints btfsc intcon,gie ;see an576 goto $-2 ; movlw 55h ;unlock write movwf eecon2 ; movlw aah ; movwf eecon2 ; bsf eecon1,wr ;start the write bsf intcon,gie ;enable ints required sequence bankseleedat ; movf eedat,w ;eedat not changed ;from previous write bsf eecon1,rd ;yes, read the ;value written xorwf eedat,w btfss status,z ;is data the same goto write_err ;no, handle error : ;yes, continue downloaded from: http:///
pic12f683 ds41211d-page 74 ? 2007 microchip technology inc. 10.5 protection against spurious write there are conditions when the user may not want to write to the data eeprom memory. to protect against spurious eeprom writes, various mechanisms have been built in. on power-up, wren is cleared. also, the power-up timer (64 ms duration) prevents eeprom write. the write initiate sequence and the wren bit together help prevent an accidental write during: ? brown-out ?power glitch ? software malfunction 10.6 data eeprom operation during code-protect data memory can be code-protected by programming the cpd bit in the configuration word register (register 12-1) to 0 . when the data memory is code-protected, the cpu is able to read and write data to the data eeprom. it is recommended to code-protect the program memory when code-protecting data memory. this prevents anyone from programming zeroes over the existing code (which will execute as nop s) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. programming unused locations in program memory to 0 will also help prevent data memory code protection from becoming breached. table 10-1: summary of associated data eeprom registers name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 eedat eedat7 eedat6 eedat5 eedat4 eedat3 eedat2 eedat1 eedat0 0000 0000 0000 0000 eeadr eeadr7 eeadr6 eeadr5 eeadr4 eeadr3 eeadr2 eeadr1 eeadr0 0000 0000 0000 0000 eecon1 wrerr wren wr rd ---- x000 ---- q000 eecon2 (1) eeprom control register 2 ---- ---- ---- ---- legend: x = unknown, u = unchanged, C = unimplemented read as 0 , q = value depends upon conditi on. shaded cells are not used by the data eeprom module. note 1: eecon2 is not a physical register. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 75 pic12f683 11.0 capture/compare/pwm (ccp) module the capture/compare/pwm module is a peripheral which allows the user to time and control different events. in capture mode, the peripheral allows the timing of the duration of an event.the compare mode allows the user to trigger an external event when a predetermined amount of time has expired. the pwm mode can generate a pulse-width modulated signal of varying frequency and duty cycle. the timer resources used by the module are shown in table 11-1 additional information on ccp modules is available in the application note an594, using the ccp modules (ds00594). table 11-1: ccp mode C timer resources required ccp mode timer resource capture timer1 compare timer1 pwm timer2 register 11-1: ccp1con: ccp1 control register u-0 u-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 r/w-0 dc1b1 dc1b0 ccp1m3 ccp1m2 ccp1m1 ccp1m0 bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-6 unimplemented: read as 0 bit 5-4 dc1b<1:0>: pwm duty cycle least significant bits capture mode: unused. compare mode: unused. pwm mode: these bits are the two lsbs of the pwm duty cycle. the eight msbs are found in ccpr1l. bit 3-0 ccp1m<3:0>: ccp mode select bits 0000 = capture/compare/pwm off (resets ccp module) 0001 = unused (reserved) 0010 = unused (reserved) 0011 = unused (reserved) 0100 = capture mode, every falling edge 0101 = capture mode, every rising edge 0110 = capture mode, every 4th rising edge 0111 = capture mode, every 16th rising edge 1000 = compare mode, set output on match (ccp1if bit is set) 1001 = compare mode, clear output on match (ccp1if bit is set) 1010 = compare mode, generate software interrupt on match (ccp1if bit is set, ccp1 pin is unaffected) 1011 = compare mode, trigger special event (ccp1if bit is set, tmr1 is reset and a/d conversion is started if the adc module is enabled. ccp1 pin is unaffected.) 110x = pwm mode active-high 111x = pwm mode active-low downloaded from: http:///
pic12f683 ds41211d-page 76 ? 2007 microchip technology inc. 11.1 capture mode in capture mode, ccpr1h:ccpr1l captures the 16-bit value of the tmr1 register when an event occurs on pin ccp1. an event is defined as one of the following and is configured by the ccp1m<3:0> bits of the ccp1con register: ? every falling edge ? every rising edge ? every 4th rising edge ? every 16th rising edge when a capture is made, the interrupt request flag bit ccp1if of the pir1 register is set. the interrupt flag must be cleared in software. if another capture occurs before the value in the ccpr1h, ccpr1l register pair is read, the old captured value is overwritten by the new captured value (see figure 11-1). 11.1.1 ccp1 pin configuration in capture mode, the ccp1 pin should be configured as an input by setting the associated tris control bit. figure 11-1: capture mode operation block diagram 11.1.2 timer1 mode selection timer1 must be running in timer mode or synchronized counter mode for the ccp module to use the capture feature. in asynchronous counter mode, the capture operation may not work. 11.1.3 software interrupt when the capture mode is changed, a false capture interrupt may be generated. the user should keep the ccp1ie interrupt enable bit of the pie1 register clear to avoid false interrupts. additionally, the user should clear the ccp1if interrupt flag bit of the pir1 register following any change in operating mode. 11.1.4 ccp prescaler there are four prescaler settings specified by the ccp1m<3:0> bits of the ccp1con register. whenever the ccp module is turned off, or the ccp module is not in capture mode, the prescaler counter is cleared. any reset will clear the prescaler counter. switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. to avoid this unexpected operation, turn the module off by clearing the ccp1con register before changing the prescaler (see example 11-1). example 11-1: changing between capture prescalers note: if the ccp1 pin is configured as an output, a write to the gpio port can cause a capture condition. ccpr1h ccpr1l tmr1h tmr1l set flag bit ccp1if (pir1 register) capture enable ccp1con<3:0> prescaler 1, 4, 16 and edge detect pin ccp1 system clock (f osc ) banksel ccp1con ;set bank bits to point ;to ccp1con clrf ccp1con ;turn ccp module off movlw new_capt_ps ;load the w reg with ; the new prescaler ; move value and ccp on movwf ccp1con ;load ccp1con with this ; value downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 77 pic12f683 11.2 compare mode in compare mode, the 16-bit ccpr1 register value is constantly compared against the tmr1 register pair value. when a match occurs, the ccp1 module may: ? toggle the ccp1 output. ? set the ccp1 output. ? clear the ccp1 output. ? generate a special event trigger. ? generate a software interrupt. the action on the pin is based on the value of the ccp1m<3:0> control bits of the ccp1con register. all compare modes can generate an interrupt. figure 11-2: compare mode operation block diagram 11.2.1 ccp1 pin configuration the user must configure the ccp1 pin as an output by clearing the associated tris bit. 11.2.2 timer1 mode selection in compare mode, timer1 must be running in either timer mode or synchronized counter mode. the compare operation may not work in asynchronous counter mode. 11.2.3 software interrupt mode when generate software interrupt mode is chosen (ccp1m<3:0> = 1010 ), the ccp1 module does not assert control of the ccp1 pin (see the ccp1con register). 11.2.4 special event trigger when special event trigger mode is chosen (ccp1m<3:0> = 1011 ), the ccp1 module does the following: ? resets timer1 ? starts an adc conversion if adc is enabled the ccp1 module does not assert control of the ccp1 pin in this mode (see the ccp1con register). the special event trigger output of the ccp occurs immediately upon a match between the tmr1h, tmr1l register pair and the ccpr1h, ccpr1l register pair. the tmr1h, tmr1l register pair is not reset until the next rising edge of the timer1 clock. this allows the ccpr1h, ccpr1l register pair to effectively provide a 16-bit programmable period register for timer1. note: clearing the ccp1con register will force the ccp1 compare output latch to the default low level. this is not the gpio i/o data latch. ccpr1h ccpr1l tmr1h tmr1l comparator qs r output logic special event trigger set ccp1if interrupt flag (pir1) match tris ccp1con<3:0> mode select output enable pin special event trigger will: ? clear tmr1h and tmr1l registers. ? not set interrupt flag bit tmr1if of the pir1 register. ? set the go/done bit to start the adc conversion. ccp1 4 note 1: the special event trigger from the ccp module does not set interrupt flag bit tmrxif of the pir1 register. 2: removing the match condition by changing the contents of the ccpr1h and ccpr1l register pair, between the clock edge that generates the special event trigger and the clock edge that generates the timer1 reset, will preclude the reset from occurring. downloaded from: http:///
pic12f683 ds41211d-page 78 ? 2007 microchip technology inc. 11.3 pwm mode the pwm mode generates a pulse-width modulated signal on the ccp1 pin. the duty cycle, period and resolution are determined by the following registers: ?pr2 ?t2con ? ccpr1l ? ccp1con in pulse-width modulation (pwm) mode, the ccp module produces up to a 10-bit resolution pwm output on the ccp1 pin. since the ccp1 pin is multiplexed with the port data latch, the tris for that pin must be cleared to enable the ccp1 pin output driver. figure 11-1 shows a simplified block diagram of pwm operation. figure 11-4 shows a typical waveform of the pwm signal. for a step-by-step procedure on how to set up the ccp module for pwm operation, see section 11.3.7 setup for pwm operation . figure 11-3: simplified pwm block diagram the pwm output (figure 11-4) has a time base (period) and a time that the output stays high (duty cycle). figure 11-4: ccp pwm output note: clearing the ccp1con register will relinquish ccp1 control of the ccp1 pin. ccpr1l ccpr1h (2) (slave) comparator tmr2 pr2 (1) rq s duty cycle registers ccp1con<5:4> clear timer2, toggle ccp1 pin and latch duty cycle note 1: the 8-bit timer tmr2 register is concatenated with the 2-bit internal system clock (f osc ), or 2 bits of the prescaler, to create the 10-bit time base. 2: in pwm mode, ccpr1h is a read-only register . tris ccp1 pin comparator period pulse width tmr2 = 0 tmr2 = ccpr1l:ccp1con<5:4> tmr2 = pr2 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 79 pic12f683 11.3.1 pwm period the pwm period is specified by the pr2 register of timer2. the pwm period can be calculated using the formula of equation 11-1. equation 11-1: pwm period when tmr2 is equal to pr2, the following three events occur on the next increment cycle: ? tmr2 is cleared ? the ccp1 pin is set. (exception: if the pwm duty cycle = 0%, the pin will not be set.) ? the pwm duty cycle is latched from ccpr1l into ccpr1h. 11.3.2 pwm duty cycle the pwm duty cycle is specified by writing a 10-bit value to multiple registers: ccpr1l register and dc1b<1:0> bits of the ccp1con register. the ccpr1l contains the eight msbs and the ccp1<1:0> bits of the ccp1con register contain the two lsbs. ccpr1l and dc1b<1:0> bits of the ccp1con register can be written to at any time. the duty cycle value is not latched into ccpr1h until after the period completes (i.e., a match between pr2 and tmr2 registers occurs). while using the pwm, the ccpr1h register is read-only. equation 11-2 is used to calculate the pwm pulse width. equation 11-3 is used to calculate the pwm duty cycle ratio. equation 11-2: pulse width equation 11-3: duty cycle ratio the ccpr1h register and a 2-bit internal latch are used to double buffer the pwm duty cycle. this double buffering is essential for glitchless pwm operation. the 8-bit timer tmr2 register is concatenated with either the 2-bit internal system clock (f osc ), or 2 bits of the prescaler, to create the 10-bit time base. the system clock is used if the timer2 prescaler is set to 1:1. when the 10-bit time base matches the ccpr1h and 2- bit latch, then the ccp1 pin is cleared (see figure 11-1). 11.3.3 pwm resolution the resolution determines the number of available duty cycles for a given period. for example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles. the maximum pwm resolution is 10 bits when pr2 is 255. the resolution is a function of the pr2 register value as shown by equation 11-4. equation 11-4: pwm resolution table 11-2: example pwm frequencies and resolutions (f osc = 20 mhz) table 11-3: example pwm frequencies and resolutions (f osc = 8 mhz) note: the timer2 postscaler (see section 7.0 timer2 module ) is not used in the determination of the pwm frequency. pwm period pr2 () 1+ [] 4t osc ? ? ? = (tmr2 prescale value) note: if the pulse width value is greater than the period the assigned pwm pin(s) will remain unchanged. pulse width ccpr1l:ccp1con<5:4> () ? = t osc ? (tmr2 prescale value) duty cycle ratio ccpr1l:ccp1con<5:4> () 4pr2 1 + () ----------------------------------------------------------------------- = resolution 4pr2 1 + () [] log 2 () log ----------------------------------------- - bits = pwm frequency 1.22 khz 4.88 khz 19.53 khz 78.12 khz 156.3 khz 208.3 khz timer prescale (1, 4, 16) 16 4 1 1 1 1 pr2 value 0xff 0xff 0xff 0x3f 0x1f 0x17 maximum resolution (bits) 10 10 10 8 7 6.6 pwm frequency 1.22 khz 4.90 khz 19.61 khz 76.92 khz 153.85 khz 200.0 khz timer prescale (1, 4, 16) 16 4 1 1 1 1 pr2 value 0x65 0x65 0x65 0x19 0x0c 0x09 maximum resolution (bits) 8 8 8 6 5 5 downloaded from: http:///
pic12f683 ds41211d-page 80 ? 2007 microchip technology inc. 11.3.4 operation in sleep mode in sleep mode, the tmr2 register will not increment and the state of the module will not change. if the ccp1 pin is driving a value, it will continue to drive that value. when the device wakes up, tmr2 will continue from its previous state. 11.3.5 changes in system clock frequency the pwm frequency is derived from the system clock frequency. any changes in the system clock frequency will result in changes to the pwm frequency. see section 3.0 oscillator module (with fail-safe clock monitor) for additional details. 11.3.6 effects of reset any reset will force all ports to input mode and the ccp registers to their reset states. 11.3.7 setup for pwm operation the following steps should be taken when configuring the ccp module for pwm operation: 1. disable the pwm pin (ccp1) output drivers by setting the associated tris bit. 2. set the pwm period by loading the pr2 register. 3. configure the ccp module for the pwm mode by loading the ccp1con register with the appropriate values. 4. set the pwm duty cycle by loading the ccpr1l register and dc1b bits of the ccp1con register. 5. configure and start timer2: ? clear the tmr2if interrupt flag bit of the pir1 register. ? set the timer2 prescale value by loading the t2ckps bits of the t2con register. ? enable timer2 by setting the tmr2on bit of the t2con register. 6. enable pwm output after a new pwm cycle has started: ? wait until timer2 overflows (tmr2if bit of the pir1 register is set). ? enable the ccp1 pin output driver by clearing the associated tris bit. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 81 pic12f683 table 11-4: registers associated with capture, compare and timer1 table 11-5: registers associated with pwm and timer2 name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets ccp1con dc1b1 dc1b0 ccp1m3 ccp1m2 ccp1m1 ccp1m0 --00 0000 --00 0000 ccpr1l capture/compare/pwm register 1 low byte (lsb) xxxx xxxx xxxx xxxx ccpr1h capture/compare/pwm register 1 high byte (msb) xxxx xxxx xxxx xxxx cmcon1 t 1 g s s cmsync ---- --10 ---- --10 intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 t1con t1ginv tmr1ge t1ckps1 t1ckps0 t1oscen t1sync tmr1cs tmr1on 0000 0000 0000 0000 tmr1l holding register for the least significant byte of the 16-bit tmr1 register xxxx xxxx xxxx xxxx tmr1h holding register for the most significant byte of the 16-bit tmr1 register xxxx xxxx xxxx xxxx trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 legend: C = unimplemented locations, read as 0 , u = unchanged, x = unknown. shaded cells are not used by the capture and compare. name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets ccp1con dc1b1 dc1b0 ccp1m3 ccp1m2 ccp1m1 ccp1m0 --00 0000 --00 0000 ccpr1l capture/compare/pwm register 1 low byte (lsb) xxxx xxxx xxxx xxxx ccpr1h capture/compare/pwm register 1 high byte (msb) xxxx xxxx xxxx xxxx intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 000x pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 -000 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 -000 0000 pr2 timer2 period register 1111 1111 1111 1111 t2con toutps3 toutps2 toutps1 toutps0 tmr2on t2ckps1 t2ckps0 -000 0000 -000 0000 tmr2 timer2 module register 0000 0000 0000 0000 trisio trisio5 trisio4 trisio3 trisio2 trisio1 trisio0 --11 1111 --11 1111 legend: C = unimplemented locations, read as 0 , u = unchanged, x = unknown. shaded cells are not used by the pwm. downloaded from: http:///
pic12f683 ds41211d-page 82 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 83 pic12f683 12.0 special features of the cpu the pic12f683 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection. these features are: ? reset - power-on reset (por) - power-up timer (pwrt) - oscillator start-up timer (ost) - brown-out reset (bor) ? interrupts ? watchdog timer (wdt) ? oscillator selection ? sleep ? code protection ? id locations ? in-circuit serial programming? the pic12f683 has two timers that offer necessary delays on power-up. one is the oscillator start-up timer (ost), intended to keep the chip in reset until the crys- tal oscillator is stable. the other is the power-up timer (pwrt), which provides a fixed delay of 64 ms (nomi- nal) on power-up only, designed to keep the part in reset while the power supply stabilizes. there is also circuitry to reset the device if a brown-out occurs, which can use the power-up timer to provide at least a 64 ms reset. with these three functions on-chip, most applications need no external reset circuitry. the sleep mode is designed to offer a very low-current power-down mode. the user can wake-up from sleep through: ?external reset ? watchdog timer wake-up ? an interrupt several oscillator options are also made available to allow the part to fit the application. the intosc option saves system cost while the lp crystal option saves power. a set of configuration bits are used to select various options (see register 12-1). 12.1 configuration bits the configuration bits can be programmed (read as 0 ), or left unprogrammed (read as 1 ) to select various device configurations as shown in register 12-1. these bits are mapped in program memory location 2007h. note: address 2007h is beyond the user program memory space. it belongs to the special configuration memory space (2000h-3fffh), which can be accessed only during programming. see pic12f6xx/16f6xx memory program- ming specification (ds41204) for more information. downloaded from: http:///
pic12f683 ds41211d-page 84 ? 2007 microchip technology inc. register 12-1: config: co nfiguration word register fcmen ieso boren1 boren0 bit 15 bit 8 cpd cp mclre pwrte wdte fosc2 fosc1 fosc0 bit 7 bit 0 legend: r = readable bit w = writable bit p = progra mmable u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 15-12 unimplemented : read as 1 bit 11 fcmen: fail-safe clock monitor enabled bit 1 = fail-safe clock monitor is enabled 0 = fail-safe clock monitor is disabled bit 10 ieso: internal external switchover bit 1 = internal external switchover mode is enabled 0 = internal external switchover mode is disabled bit 9-8 boren<1:0>: brown-out reset selection bits (1) 11 = bor enabled 10 = bor enabled during operation and disabled in sleep 01 = bor controlled by sboren bit of the pcon register 00 = bor disabled bit 7 cpd : data code protection bit (2) 1 = data memory code pr otection is disabled 0 = data memory code protection is enabled bit 6 cp : code protection bit (3) 1 = program memory code protection is disabled 0 = program memory code protection is enabled bit 5 mclre: gp3/mclr pin function select bit (4) 1 = gp3/mclr pin function is mclr 0 = gp3/mclr pin function is digital input, mclr internally tied to v dd bit 4 pwrte : power-up timer enable bit 1 = pwrt disabled 0 = pwrt enabled bit 3 wdte: watchdog timer enable bit 1 = wdt enabled 0 = wdt disabled and can be enabled by swdten bit of the wdtcon register bit 2-0 fosc<2:0>: oscillator selection bits 111 = rc oscillator: clkout function on gp4/osc2/clkout pin, rc on gp5/osc1/clkin 110 = rcio oscillator: i/o function on gp4/osc2/clkout pin, rc on gp5/osc1/clkin 101 = intosc oscillator: clkout function on gp4/osc2/clkout pin, i/o function on gp5/o sc1/clkin 100 = intoscio oscillator: i/o function on gp4/osc2/clkout pin, i/o function on gp5/osc1/clkin 011 = ec: i/o function on gp4/osc2/clkout pin, clkin on gp5/osc1/clkin 010 = hs oscillator: high-speed crystal/resonator on gp4/osc2/clkout and gp5/osc1/clkin 001 = xt oscillator: crystal/resonator on gp4/osc2/clkout and gp5/osc1/clkin 000 = lp oscillator: low-power crystal on gp4/osc2/clkout and gp5/osc1/clkin note 1: enabling brown-out reset does not automatically enable power-up timer. 2: the entire data eeprom will be erased when the code protection is turned off. 3: the entire program memory will be erased when the code protec tion is turned off. 4: when mclr is asserted in intosc or rc mode, the internal clock oscillator is disabled. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 85 pic12f683 12.2 calibration bits brown-out reset (bor), power-on reset (por) and 8 mhz internal oscillator (hfintosc) are factory cali- brated. these calibration values are stored in fuses located in the calibration word (2009h). the calibra- tion word is not erased when using the specified bulk erase sequence in the pic12f6xx/16f6xx memory programming specification (ds41244) and thus, does not require reprogramming. 12.3 reset the pic12f683 differentiates between various kinds of reset: a) power-on reset (por) b) wdt reset during normal operation c) wdt reset during sleep d) mclr reset during normal operation e) mclr reset during sleep f) brown-out reset (bor) some registers are not affected in any reset condition; their status is unknown on por and unchanged in any other reset. most other registers are reset to a reset state on: ? power-on reset ?mclr reset ?mclr reset during sleep ? wdt reset ? brown-out reset (bor) wdt wake-up does not cause register resets in the same manner as a wdt reset since wake-up is viewed as the resumption of normal operation. to and pd bits are set or cleared differently in different reset situations, as indicated in table 12-2. software can use these bits to determine the nature of the reset. see table 12-4 for a full description of reset states of all registers. a simplified block diagram of the on-chip reset circuit is shown in figure 12-1. the mclr reset path has a noise filter to detect and ignore small pulses. see section 15.0 electrical specifications for pulse-width specifications. figure 12-1: simplified block diagram of on-chip reset circuit note 1: refer to the configuration word register (register 12-1). s r q external reset mclr /v pp pin v dd osc1/ wdt module v dd rise detect ost/pwrt lfintosc wdt time-out power-on reset ost 10-bit ripple counter pwrt chip_reset 11-bit ripple counter reset enable ost enable pwrt sleep brown-out (1) reset sboren boren clki pin downloaded from: http:///
pic12f683 ds41211d-page 86 ? 2007 microchip technology inc. 12.3.1 power-on reset the on-chip por circuit holds the chip in reset until v dd has reached a high enough level for proper operation. to take advantage of the por, simply connect the mclr pin through a resistor to v dd . this will eliminate external rc components usually needed to create power-on reset. a maximum rise time for v dd is required. see section 15.0 electrical specifications for details. if the bor is enabled, the maximum rise time specification does not apply. the bor circuitry will keep the device in reset until v dd reaches v bod (see section 12.3.4 brown-out reset (bor) ). when the device starts normal operation (exits the reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. if these conditions are not met, the device must be held in reset until the operating conditions are met. for additional information, refer to the application note an607, power-up trouble shooting (ds00607). 12.3.2 mclr pic12f683 has a noise filter in the mclr reset path. the filter will detect and ignore small pulses. it should be noted that a wdt reset does not drive mclr pin low. voltages applied to the mclr pin that exceed its specification can result in both mclr resets and excessive current beyond the device specification during the esd event. for this reason, microchip recommends that the mclr pin no longer be tied directly to v dd . the use of an rc network, as shown in figure 12-2, is suggested. an internal mclr option is enabled by clearing the mclre bit in the configuration word register. when mclre = 0 , the reset signal to the chip is generated internally. when the mclre = 1 , the gp3/mclr pin becomes an external reset input. in this mode, the gp3/mclr pin has a weak pull-up to v dd . figure 12-2: recommended mclr circuit 12.3.3 power-up timer (pwrt) the power-up timer provides a fixed 64 ms (nominal) time-out on power-up only, from por or brown-out reset. the power-up timer operates from the 31 khz lfintosc oscillator. for more information, see section 3.5 internal clock modes . the chip is kept in reset as long as pwrt is active. the pwrt delay allows the v dd to rise to an acceptable level. a configuration bit, pwrte , can disable (if set) or enable (if cleared or programmed) the power-up timer. the power-up timer should be enabled when brown-out reset is enabled, although it is not required. the power-up timer delay will vary from chip-to-chip due to: ?v dd variation ? temperature variation ? process variation see dc parameters for details ( section 15.0 electrical specifications ). note: the por circuit does not produce an internal reset when v dd declines. to re-enable the por, v dd must reach vss for a minimum of 100 s. note: voltage spikes below v ss at the mclr pin, inducing currents greater than 80 ma, may cause latch-up. thus, a series resis- tor of 50-100 should be used when applying a low level to the mclr pin, rather than pulling this pin directly to v ss . v dd pic ? mclr r11k ( or greater) c1 0.1 f (optional, not critical) r2 100 ( needed with capacitor) sw1 (optional) mcu downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 87 pic12f683 12.3.4 brown-out reset (bor) the boren0 and boren1 bits in the configuration word register select one of four bor modes. two modes have been added to allow software or hardware control of the bor enable. when boren<1:0> = 01 , the sboren bit of the pcon register enables/disables the bor, allowing it to be controlled in software. by selecting boren<1:0> = 10 , the bor is automatically disabled in sleep to conserve power and enabled on wake-up. in this mode, the sboren bit is disabled. see register 12-1 for the configuration word definition. a brown-out occurs when v dd falls below v bor for greater than parameter t bor (see section 15.0 electrical specifications ). the brown-out condition will reset the device. this will occur regardless of v dd slew rate. a brown-out reset may not occur if v dd falls below v bor for less than parameter t bor . on any reset (power-on, brown-out reset, watchdog timer, etc.), the chip will remain in reset until v dd rises above v bor (see figure 12-3). if enabled, the power-up timer will be invoked by the reset and keep the chip in reset an additional 64 ms. if v dd drops below v bor while the power-up timer is running, the chip will go back into a brown-out reset and the power-up timer will be re-initialized. once v dd rises above v bor , the power-up timer will execute a 64 ms reset. 12.3.5 bor calibration the pic12f683 stores the bor calibration values in fuses located in the calibration word register (2008h). the calibration word register is not erased when using the specified bulk erase sequence in the pic12f6xx/16f6xx memory programming specifi- cation (ds41204) and thus, does not require reprogramming. figure 12-3: brown-out situations note: the power-up timer is enabled by the pwrte bit in the configuration word register. note: address 2008h is beyond the user pro- gram memory space. it belongs to the special configuration memory space (2000h-3fffh), which can be accessed only during programming. see pic12f6xx/16f6xx memory program- ming specification (ds41204) for more information. 64 ms (1) v bor v dd internal reset v bor v dd internal reset 64 ms (1) < 64 ms 64 ms (1) v bor v dd internal reset note 1: 64 ms delay only if pwrte bit is programmed to 0 . downloaded from: http:///
pic12f683 ds41211d-page 88 ? 2007 microchip technology inc. 12.3.6 time-out sequence on power-up, the time-out sequence is as follows: ? pwrt time-out is invoked after por has expired. ? ost is activated after the pwrt time-out has expired. the total time-out will vary based on oscillator configuration and pwrte bit status. for example, in ec mode with pwrte bit erased (pwrt disabled), there will be no time-out at all. figure 12-4, figure 12-5 and figure 12-6 depict time-out sequences. the device can execute code from the intosc while ost is active by enabling two-speed start-up or fail-safe monitor (see section 3.7.2 two-speed start-up sequence and section 3.8 fail-safe clock monitor ). since the time-outs occur from the por pulse, if mclr is kept low long enough, the time-outs will expire. then, bringing mclr high will begin execution immediately (see figure 12-5). this is useful for testing purposes or to synchronize more than one pic12f683 device operating in parallel. table 12-5 shows the reset conditions for some special registers, while table 12-4 shows the reset conditions for all the registers. 12.3.7 power control (pcon) register the power control register pcon (address 8eh) has two status bits to indicate what type of reset occurred last. bit 0 is bor (brown-out). bor is unknown on power-on reset. it must then be set by the user and checked on subsequent resets to see if bor = 0 , indicating that a brown-out has occurred. the bor status bit is a dont care and is not necessarily predictable if the brown-out circuit is disabled (boren<1:0> = 00 in the configuration word register). bit 1 is por (power-on reset). it is a 0 on power-on reset and unaffected otherwise. the user must write a 1 to this bit following a power-on reset. on a subse- quent reset, if por is 0 , it will indicate that a power-on reset has occurred (i.e., v dd may have gone too low). for more information, see section 4.2.4 ultra low-power wake-up and section 12.3.4 brown-out reset (bor) . table 12-1: time-out in various situations table 12-2: status/pcon bits and their significance table 12-3: summary of registers associated with brown-out reset oscillator configuration power-up brown-out reset wake-up from sleep pwrte = 0 pwrte = 1 pwrte = 0 pwrte = 1 xt, hs, lp t pwrt + 1024 ? t osc 1024 ? t osc t pwrt + 1024 ? t osc 1024 ? t osc 1024 ? t osc rc, ec, intosc t pwrt t pwrt por bor to pd condition 0x11 power-on reset u011 brown-out reset uu0u wdt reset uu00 wdt wake-up uuuu mclr reset during normal operation uu10 mclr reset during sleep legend: u = unchanged, x = unknown name bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets (1) config (2) boren1 boren0 cpd cp mclre pwrte wdte fosc2 fosc1 fosc0 pcon ulpwue sboren p o r bor --01 --qq --0u --uu status irp rp1 rp0 to pd z dc c 0001 1xxx 000q quuu legend: u = unchanged, x = unknown, C = unimplemented bit, reads as 0 , q = value depends on condition. shaded cells are not used by bor. note 1: other (non power-up) resets include mclr reset and watchdog timer reset during normal operation. 2: see configuration word register (register 12-1) for operation of all register bits. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 89 pic12f683 figure 12-4: time-out sequence on power-up (delayed mclr ) figure 12-5: time-out sequence on power-up (delayed mclr ) figure 12-6: time-out sequence on power-up (mclr with v dd ) t pwrt t ost v dd mclr internal por pwrt time-out ost time-out internal reset v dd mclr internal por pwrt time-out ost time-out internal reset t pwrt t ost t pwrt t ost v dd mclr internal por pwrt time-out ost time-out internal reset downloaded from: http:///
pic12f683 ds41211d-page 90 ? 2007 microchip technology inc. table 12-4: initialization condition for registers register address power-on reset mclr reset wdt reset brown-out reset (1) wake-up from sleep through interrupt wake-up from sleep through wdt time-out w xxxx xxxx uuuu uuuu uuuu uuuu indf 00h/80h xxxx xxxx xxxx xxxx uuuu uuuu tmr0 01h xxxx xxxx uuuu uuuu uuuu uuuu pcl 02h/82h 0000 0000 0000 0000 pc + 1 (3) status 03h/83h 0001 1xxx 000q quuu (4) uuuq quuu (4) fsr 04h/84h xxxx xxxx uuuu uuuu uuuu uuuu gpio 05h --x0 x000 --x0 x000 --uu uuuu pclath 0ah/8ah ---0 0000 ---0 0000 ---u uuuu intcon 0bh/8bh 0000 0000 0000 0000 uuuu uuuu (2) pir1 0ch 0000 0000 0000 0000 uuuu uuuu (2) tmr1l 0eh xxxx xxxx uuuu uuuu uuuu uuuu tmr1h 0fh xxxx xxxx uuuu uuuu uuuu uuuu t1con 10h 0000 0000 uuuu uuuu -uuu uuuu tmr2 11h 0000 0000 0000 0000 uuuu uuuu t2con 12h -000 0000 -000 0000 -uuu uuuu ccpr1l 13h xxxx xxxx uuuu uuuu uuuu uuuu ccpr1h 14h xxxx xxxx uuuu uuuu uuuu uuuu ccp1con 15h --00 0000 --00 0000 --uu uuuu wdtcon 18h ---0 1000 ---0 1000 ---u uuuu cmcon0 19h 0000 0000 0000 0000 uuuu uuuu cmcon1 20h ---- --10 ---- --10 ---- --uu adresh 1eh xxxx xxxx uuuu uuuu uuuu uuuu adcon0 1fh 00-- 0000 00-- 0000 uu-- uuuu option_reg 81h 1111 1111 1111 1111 uuuu uuuu trisio 85h --11 1111 --11 1111 --uu uuuu pie1 8ch 0000 0000 0000 0000 uuuu uuuu pcon 8eh --01 --0x --0u --uu (1,5) --uu --uu osccon 8fh -110 q000 -110 q000 -uuu uuuu osctune 90h ---0 0000 ---u uuuu ---u uuuu pr2 92h 1111 1111 1111 1111 1111 1111 wpu 95h --11 -111 --11 -111 uuuu uuuu ioc 96h --00 0000 --00 0000 --uu uuuu vrcon 99h 0-0- 0000 0-0- 0000 u-u- uuuu eedat 9ah 0000 0000 0000 0000 uuuu uuuu eeadr 9bh 0000 0000 0000 0000 uuuu uuuu legend: u = unchanged, x = unknown, C = unimplemented bit, reads as 0 , q = value depends on condition. note 1: if v dd goes too low, power-on reset will be activated and registers will be affected differently. 2: one or more bits in intcon and/or pir1 will be affected (to cause wake-up). 3: when the wake-up is due to an interrupt and the gie bit is set, the pc is loaded with the interrupt vector (0004h). 4: see table 12-5 for reset value for specific condition. 5: if reset was due to brown-out, then bit 0 = 0 . all other resets will cause bit 0 = u . downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 91 pic12f683 table 12-5: initialization condition for special registers eecon1 9ch ---- x000 ---- q000 ---- uuuu eecon2 9dh ---- ---- ---- ---- ---- ---- adresl 9eh xxxx xxxx uuuu uuuu uuuu uuuu ansel 9fh -000 1111 -000 1111 -uuu uuuu table 12-4: initialization condition for registers (continued) register address power-on reset mclr reset wdt reset brown-out reset (1) wake-up from sleep through interrupt wake-up from sleep through wdt time-out legend: u = unchanged, x = unknown, C = unimplemented bit, reads as 0 , q = value depends on condition. note 1: if v dd goes too low, power-on reset will be activated and registers will be affected differently. 2: one or more bits in intcon and/or pir1 will be affected (to cause wake-up). 3: when the wake-up is due to an interrupt and the gie bit is set, the pc is loaded with the interrupt vector (0004h). 4: see table 12-5 for reset value for specific condition. 5: if reset was due to brown-out, then bit 0 = 0 . all other resets will cause bit 0 = u . condition program counter status register pcon register power-on reset 000h 0001 1xxx --01 --0x mclr reset during normal operation 000h 000u uuuu --0u --uu mclr reset during sleep 000h 0001 0uuu --0u --uu wdt reset 000h 0000 uuuu --0u --uu wdt wake-up pc + 1 uuu0 0uuu --uu --uu brown-out reset 000h 0001 1uuu --01 --10 interrupt wake-up from sleep pc + 1 (1) uuu1 0uuu --uu --uu legend: u = unchanged, x = unknown, C = unimplemented bit, reads as 0 . note 1: when the wake-up is due to an interrupt and global interrupt enable bit, gie, is set, the pc is loaded with the interrupt vector (0004h) after execution of pc + 1. downloaded from: http:///
pic12f683 ds41211d-page 92 ? 2007 microchip technology inc. 12.4 interrupts the pic12f683 has multiple interrupt sources: ? external interrupt gp2/int ? timer0 overflow interrupt ? gpio change interrupts ? comparator interrupt ? a/d interrupt ? timer1 overflow interrupt ? timer2 match interrupt ? eeprom data write interrupt ? fail-safe clock monitor interrupt ? ccp interrupt the interrupt control register (intcon) and peripheral interrupt request register 1 (pir1) record individual interrupt requests in flag bits. the intcon register also has individual and global interrupt enable bits. the global interrupt enable bit, gie of the intcon register, enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. individual interrupts can be disabled through their corresponding enable bits in the intcon register and pie1 register. gie is cleared on reset. when an interrupt is serviced, the following actions occur automatically: ? the gie is cleared to disable any further interrupt. ? the return address is pushed onto the stack. ? the pc is loaded with 0004h. the return from interrupt instruction, retfie , exits the interrupt routine, as well as sets the gie bit, which re-enables unmasked interrupts. the following interrupt flags are contained in the intcon register: ? int pin interrupt ? gpio change interrupt ? timer0 overflow interrupt the peripheral interrupt flags are contained in the pir1 register. the corresponding interrupt enable bit is contained in the pie1 register. the following interrupt flags are contained in the pir1 register: ? eeprom data write interrupt ? a/d interrupt ? comparator interrupt ? timer1 overflow interrupt ? timer2 match interrupt ? fail-safe clock monitor interrupt ? ccp interrupt for external interrupt events, such as the int pin or gpio change interrupt, the interrupt latency will be three or four instruction cycles. the exact latency depends upon when the interrupt event occurs (see figure 12-8). the latency is the same for one or two-cycle instructions. once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. the interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. for additional information on timer1, timer2, comparators, adc, data eeprom or enhanced ccp modules, refer to the respective peripheral section. 12.4.1 gp2/int interrupt the external interrupt on the gp2/int pin is edge-triggered; either on the rising edge if the intedg bit of the option register is set, or the falling edge, if the intedg bit is clear. when a valid edge appears on the gp2/int pin, the intf bit of the intcon register is set. this interrupt can be disabled by clearing the inte control bit of the intcon register. the intf bit must be cleared by software in the interrupt service routine before re-enabling this interrupt. the gp2/int interrupt can wake-up the processor from sleep, if the inte bit was set prior to going into sleep. see section 12.7 power-down mode (sleep) for details on sleep and figure 12-10 for timing of wake-up from sleep through gp2/int interrupt. note 1: individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the gie bit. 2: when an instruction that clears the gie bit is executed, any interrupts that were pending for execution in the next cycle are ignored. the interrupts, which were ignored, are still pending to be serviced when the gie bit is set again. note: the ansel and cmcon0 registers must be initialized to configure an analog channel as a digital input. pins configured as analog inputs will read 0 and cannot generate an interrupt. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 93 pic12f683 12.4.2 timer0 interrupt an overflow (ffh 00h) in the tmr0 register will set the t0if (intcon<2>) bit. the interrupt can be enabled/disabled by setting/clearing the t0ie bit of the intcon register. see section 5.0 timer0 module for operation of the timer0 module. 12.4.3 gpio interrupt an input change on gpio change sets the gpif bit of the intcon register. the interrupt can be enabled/disabled by setting/clearing the gpie bit of the intcon register. plus, individual pins can be configured through the ioc register. figure 12-7: interrupt logic note: if a change on the i/o pin should occur when any gpio operation is being executed, then the gpif interrupt flag may not get set. tmr1if tmr1ie cmif cmie t0if t0ie intfinte gpif gpie gie peie wake-up (if in sleep mode) interrupt to cpu eeie eeif adif adie ioc-gp0 ioc0 ioc-gp1 ioc1 ioc-gp2 ioc2 ioc-gp3 ioc3 ioc-gp4 ioc4 ioc-gp5 ioc5 tmr2if tmr2ie ccp1if ccp1ie osfif osfie downloaded from: http:///
pic12f683 ds41211d-page 94 ? 2007 microchip technology inc. figure 12-8: int pin interrupt timing table 12-6: summary of registers associated with interrupts name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets intcon gie peie t0ie inte gpie t0if intf gpif 0000 0000 0000 0000 ioc ioc5 ioc4 ioc3 ioc2 ioc1 ioc0 --00 0000 --00 0000 pir1 eeif adif ccp1if cmif osfif tmr2if tmr1if 000- 0000 000- 0000 pie1 eeie adie ccp1ie cmie osfie tmr2ie tmr1ie 000- 0000 000- 0000 legend: x = unknown, u = unchanged, C = unimplemented read as 0 , q = value depends upon condition. shaded cells are not used by the interrupt module. q2 q1 q3 q4 q2 q1 q3 q4 q2 q1 q3 q4 q2 q1 q3 q4 q2 q1 q3 q4 osc1 clkout int pin intf flag (intcon reg.) gie bit (intcon reg.) instruction flow pc instruction fetched instruction executed interrupt latency pc pc + 1 pc + 1 0004h 0005h inst (0004h) inst (0005h) dummy cycle inst (pc) inst (pc + 1) inst (pc C 1) inst (0004h) dummy cycle inst (pc) note 1: intf flag is sampled here (every q1). 2: asynchronous interrupt latency = 3-4 t cy . synchronous latency = 3 t cy , where t cy = instruction cycle time. latency is the same whether inst (pc) is a single cycle or a 2-cycle instruction. 3: clkout is available only in intosc and rc oscillator modes. 4: for minimum width of int pulse, refer to ac specifications in section 15.0 electrical specifications . 5: intf is enabled to be set any time during the q4-q1 cycles. (1) (2) (3) (4) (5) (1) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 95 pic12f683 12.5 context saving during interrupts during an interrupt, only the return pc value is saved on the stack. typically, users may wish to save key registers during an interrupt (e.g., w and status registers). this must be implemented in software. since the lower 16 bytes of all banks are common in the pic12f683 (see figure 2-2), temporary holding regis- ters, w_temp and status_temp, should be placed in here. these 16 locations do not require banking and therefore, makes it easier to context save and restore. the same code shown in example 12-1 can be used to: ? store the w register. ? store the status register. ? execute the isr code. ? restore the status (and bank select bit register). ? restore the w register. example 12-1: saving status and w registers in ram note: the pic12f683 normally does not require saving the pclath. however, if com- puted goto s are used in the isr and the main code, the pclath must be saved and restored in the isr. movwf w_temp ;copy w to temp register swapf status,w ;swap status to be saved into w ;swaps are used because they do not affect the status bits movwf status_temp ;save status to bank zero status_temp register : :(isr) ;insert user code here : swapf status_temp,w ;swap status_temp register into w ;(sets bank to original state) movwf status ;move w into status register swapf w_temp,f ;swap w_temp swapf w_temp,w ;swap w_temp into w downloaded from: http:///
pic12f683 ds41211d-page 96 ? 2007 microchip technology inc. 12.6 watchdog timer (wdt) the wdt has the following features: ? operates from the lfintosc (31 khz) ? contains a 16-bit prescaler ? shares an 8-bit prescaler with timer0 ? time-out period is from 1 ms to 268 seconds ? configuration bit and software controlled wdt is cleared under certain conditions described in table 12-7. 12.6.1 wdt oscillator the wdt derives its time base from the 31 khz lfintosc. the lts bit of the osccon register does not reflect that the lfintosc is enabled. the value of wdtcon is ---0 1000 on all resets. this gives a nominal time base of 17 ms. 12.6.2 wdt control the wdte bit is located in the configuration word register. when set, the wdt runs continuously. when the wdte bit in the configuration word register is set, the swdten bit of the wdtcon register has no effect. if wdte is clear, then the swdten bit can be used to enable and disable the wdt. setting the bit will enable it and clearing the bit will disable it. the psa and ps<2:0> bits of the option register have the same function as in previous versions of the pic12f683 family of microcontrollers. see section 5.0 timer0 module for more information. figure 12-9: watchdog timer block diagram table 12-7: wdt status note: when the oscillator start-up timer (ost) is invoked, the wdt is held in reset, because the wdt ripple counter is used by the ost to perform the oscillator delay count. when the ost count has expired, the wdt will begin counting (if enabled). conditions wdt wdte = 0 cleared clrwdt command oscillator fail detected exit sleep + system clock = t1osc, extrc, intrc, extclk exit sleep + system clock = xt, hs, lp cleared until the end of ost 31 khz psa 16-bit wdt prescaler from timer0 clock source prescaler (1) 8 ps<2:0> psa wdt time-out to ti m e r 0 wdtps<3:0> wdte from configuration word register 1 1 0 0 swdten from wdtcon lfintosc clock note 1: this is the shared timer0/wdt prescaler. see section 5.0 timer0 module for more information. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 97 pic12f683 table 12-8: summary of registers associated with watchdog timer register 12-2: wdtcon: watchdog timer control register u-0 u-0 u-0 r/w-0 r/w-1 r/w-0 r/w-0 r/w-0 wdtps3 wdtps2 wdtps1 wdtps0 swdten bit 7 bit 0 legend: r = readable bit w = writable bit u = unimplemented bit, read as 0 -n = value at por 1 = bit is set 0 = bit is cleared x = bit is unknown bit 7-5 unimplemented: read as 0 bit 4-1 wdtps<3:0>: watchdog timer period select bits bit value = prescale rate 0000 = 1:32 0001 = 1:64 0010 = 1:128 0011 = 1:256 0100 = 1:512 (reset value) 0101 = 1:1024 0110 = 1:2048 0111 = 1:4096 1000 = 1:8192 1001 = 1:16384 1010 = 1:32768 1011 = 1:65536 1100 = reserved 1101 = reserved 1110 = reserved 1111 = reserved bit 0 swdten: software enable or disable the watchdog timer (1) 1 = wdt is turned on 0 = wdt is turned off (reset value) note 1: if wdte configuration bit = 1 , then wdt is always enabled, irrespective of this control bit. if wdte configuration bit = 0 , then it is possible to turn wdt on/off with this control bit. name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 value on por, bor value on all other resets wdtcon wdtps3 wdtps2 wstps1 wdtps0 swdten ---0 1000 ---0 1000 option_reg gppu intedg t0cs t0se psa ps2 ps1 ps0 1111 1111 1111 1111 config cpd cp mclre pwrte wdte fosc2 fosc1 fosc0 legend: shaded cells are not used by the watchdog timer. note 1: see register 12-1 for operation of all configuration word register bits. downloaded from: http:///
pic12f683 ds41211d-page 98 ? 2007 microchip technology inc. 12.7 power-down mode (sleep) the power-down mode is entered by executing a sleep instruction. if the watchdog timer is enabled: ? wdt will be cleared but keeps running. ?pd bit in the status register is cleared. ?to bit is set. ? oscillator driver is turned off. ? i/o ports maintain the status they had before sleep was executed (driving high, low or high-impedance). for lowest current consumption in this mode, all i/o pins should be either at v dd or v ss , with no external circuitry drawing current from the i/o pin and the comparators and cv ref should be disabled. i/o pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. the t0cki input should also be at v dd or v ss for lowest current consumption. the contribution from on-chip pull-ups on gpio should be considered. the mclr pin must be at a logic high level. 12.7.1 wake-up from sleep the device can wake-up from sleep through one of the following events: 1. external reset input on mclr pin. 2. watchdog timer wake-up (if wdt was enabled). 3. interrupt from gp2/int pin, gpio change or a peripheral interrupt. the first event will cause a device reset. the two latter events are considered a continuation of program execution. the to and pd bits in the status register can be used to determine the cause of a device reset. the pd bit, which is set on power-up, is cleared when sleep is invoked. to bit is cleared if wdt wake-up occurred. the following peripheral interrupts can wake the device from sleep: 1. timer1 interrupt. timer1 must be operating as an asynchronous counter. 2. eccp capture mode interrupt. 3. a/d conversion (when a/d clock source is frc). 4. eeprom write operation completion. 5. comparator output changes state. 6. interrupt-on-change. 7. external interrupt from int pin. other peripherals cannot generate interrupts since during sleep, no on-chip clocks are present. when the sleep instruction is being executed, the next instruction (pc + 1) is prefetched. for the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). wake-up occurs regardless of the state of the gie bit. if the gie bit is clear (disabled), the device continues execution at the instruction after the sleep instruction. if the gie bit is set (enabled), the device executes the instruction after the sleep instruction, then branches to the inter- rupt address (0004h). in cases where the execution of the instruction following sleep is not desirable, the user should have a nop after the sleep instruction. the wdt is cleared when the device wakes up from sleep, regardless of the source of wake-up. 12.7.2 wake-up using interrupts when global interrupts are disabled (gie cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur: ? if the interrupt occurs before the execution of a sleep instruction, the sleep instruction will complete as a nop . therefore, the wdt and wdt prescaler and postscaler (if enabled) will not be cleared, the to bit will not be set and the pd bit will not be cleared. ? if the interrupt occurs during or after the execution of a sleep instruction, the device will immediately wake-up from sleep. the sleep instruction is executed. therefore, the wdt and wdt prescaler and postscaler (if enabled) will be cleared, the to bit will be set and the pd bit will be cleared. even if the flag bits were checked before executing a sleep instruction, it may be possible for flag bits to become set before the sleep instruction completes. to determine whether a sleep instruction executed, test the pd bit. if the pd bit is set, the sleep instruction was executed as a nop . to ensure that the wdt is cleared, a clrwdt instruction should be executed before a sleep instruction. see figure 12-10 for more details. note: it should be noted that a reset generated by a wdt time-out does not drive mclr pin low. note: if the global interrupts are disabled (gie is cleared) and any interrupt source has both its interrupt enable bit and the correspond- ing interrupt flag bits set, the device will immediately wake-up from sleep. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 99 pic12f683 figure 12-10: wake-up from sleep through interrupt 12.8 code protection if the code protection bit(s) have not been programmed, the on-chip program memory can be read out using icsp ? for verification purposes. 12.9 id locations four memory locations (2000h-2003h) are designated as id locations where the user can store checksum or other code identification numbers. these locations are not accessible during normal execution, but are readable and writable during program/verify mode. only the least significant 7 bits of the id locations are used. q1 q2 q3 q4 q1 q2 q3 q4 q1 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 q1 q2 q3 q4 osc1 clkout (4) int pin intf flag (intcon<1>) gie bit (intcon<7>) instruction flow pc instruction fetched instruction executed pc pc + 1 pc + 2 inst(pc) = sleep inst(pc C 1) inst(pc + 1) sleep processor in sleep interrupt latency (3) inst(pc + 2) inst(pc + 1) inst(0004h) inst(0005h) inst(0004h) dummy cycle pc + 2 0004h 0005h dummy cycle t ost (2) pc + 2 note 1: xt, hs or lp oscillator mode assumed. 2: t ost = 1024 t osc (drawing not to scale). this delay does not apply to ec and rcio oscillator modes. 3: gie = 1 assumed. in this case after wake-up, the processor jumps to 0004h. if gie = 0 , execution will continue in-line. 4: clkout is not available in xt, hs, lp or ec oscillator modes, but shown here for timing re ference. note: the entire data eeprom and flash pro- gram memory will be erased when the code protection is turned off. see the pic12f6xx/16f6xx memory programming specification (ds41204) for more information. downloaded from: http:///
pic12f683 ds41211d-page 100 ? 2007 microchip technology inc. 12.10 in-circuit serial programming? the pic12f683 microcontrollers can be serially programmed while in the end application circuit. this is simply done with five connections for: ?clock ?data ? power ? ground ? programming voltage this allows customers to manufacture boards with unprogrammed devices and then program the micro- controller just before shipping the product. this also allows the most recent firmware or a custom firmware to be programmed. the device is placed into a program/verify mode by holding the gp0 and gp1 pins low, while raising the mclr (v pp ) pin from v il to v ihh . see the pic12f6xx/16f6xx memory programming specification (ds41204) for more information. gp0 becomes the programming data and gp1 becomes the programming clock. both gp0 and gp1 are schmitt trigger inputs in program/verify mode. a typical in-circuit serial programming connection is shown in figure 12-11. figure 12-11: typical in-circuit serial programming connection 12.11 in-circuit debugger since in-circuit debugging requires access to three pins, mplab ? icd 2 development with a 14-pin device is not practical. a special 14-pin pic12f683 icd device is used with mplab icd 2 to provide separate clock, data and mclr pins and frees all normally available pins to the user. a special debugging adapter allows the icd device to be used in place of a pic12f683 device. the debugging adapter is the only source of the icd device. when the icd pin on the pic12f683 icd device is held low, the in-circuit debugger functionality is enabled. this function allows simple debugging functions when used with mplab icd 2. when the microcontroller has this feature enabled, some of the resources are not available for general use. table 12-9 shows which features are consumed by the background debugger. table 12-9: debugger resources for more information, see mplab ? icd 2 in-circuit debugger users guide (ds51331), available on microchips web site (www.microchip.com). figure 12-12: 14-pin icd pinout external connector signals to n o r m a l connections to n o rm a l connections pic12f683 v dd v ss mclr /v pp /gp3 gp1 gp0 +5v 0v v pp clk data i/o * * * * * isolation devices (as required) resource description stack 1 level program memory address 0h must be nop 700h-7ffh 14-pin pdip pic12f683-icd in-circuit debug device nc icdmclr v dd gp5 gp4 gp3 icd icdclk icddata gnd gp0 gp1 gp2 nc 12 3 4 56 7 1413 12 9 11 10 8 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 101 pic12f683 13.0 instruction set summary the pic12f683 instruction set is highly orthogonal and is comprised of three basic categories: ? byte-oriented operations ? bit-oriented operations ? literal and control operations each pic16 instruction is a 14-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. the formats for each of the categories is presented in figure 13-1, while the various opcode fields are summarized in table 13-1. table 13-2 lists the instructions recognized by the mpasm tm assembler. for byte-oriented instructions, f represents a file register designator and d represents a destination designator. the file register designator specifies which file register is to be used by the instruction. the destination designator specifies where the result of the operation is to be placed. if d is zero, the result is placed in the w register. if d is one, the result is placed in the file register specified in the instruction. for bit-oriented instructions, b represents a bit field designator, which selects the bit affected by the operation, while f represents the address of the file in which the bit is located. for literal and control operations, k represents an 8-bit or 11-bit constant, or literal value. one instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 mhz, this gives a nominal instruction execution time of 1 s. all instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. when this occurs, the execution takes two instruction cycles, with the second cycle executed as a nop . all instruction examples use the format 0xhh to represent a hexadecimal number, where h signifies a hexadecimal digit. 13.1 read-modify-write operations any instruction that specifies a file register as part of the instruction performs a read-modify-write (r-m-w) operation. the register is read, the data is modified, and the result is stored according to either the instruc- tion, or the destination designator d. a read operation is performed on a register even if the instruction writes to that register. for example, a clrf porta instruction will read porta, clear all the data bits, then write the result back to porta. this example would have the unintended consequence of clearing the condition that set the raif flag. table 13-1: opcode field descriptions figure 13-1: general format for instructions field description f register file address (0x00 to 0x7f) w working register (accumulator) b bit address within an 8-bit file register k literal field, constant data or label x dont care location (= 0 or 1 ). the assembler will generate code with x = 0 . it is the recommended form of use for compatibility with all microchip software tools. d destination select; d = 0 : store result in w , d = 1 : store result in file register f. default is d = 1. pc program counter to time-out bit c carry bit dc digit carry bit z zero bit pd power-down bit byte-oriented file register operations 13 8 7 6 0 d = 0 for destination w opcode d f (file #) d = 1 for destination f f = 7-bit file register address bit-oriented file register operations 13 10 9 7 6 0 opcode b (bit #) f (file #) b = 3-bit bit address f = 7-bit file register address literal and control operations 13 8 7 0 opcode k (literal) k = 8-bit immediate value 13 11 10 0 opcode k (literal) k = 11-bit immediate value general call and goto instructions only downloaded from: http:///
pic12f683 ds41211d-page 102 ? 2007 microchip technology inc. table 13-2: pic12f683 instruction set mnemonic, operands description cycles 14-bit opcode status affected notes msb lsb byte-oriented file register operations addwf andwf clrf clrw comf decf decfsz incf incfsz iorwf movf movwf nop rlf rrf subwf swapf xorwf f, d f, d f C f, d f, d f, d f, d f, d f, d f, d f C f, d f, d f, d f, d f, d add w and f and w with f clear f clear w complement f decrement f decrement f, skip if 0 increment f increment f, skip if 0 inclusive or w with f move f move w to f no operation rotate left f through carry rotate right f through carry subtract w from f swap nibbles in f exclusive or w with f 11 1 1 1 1 1 (2) 1 1 (2) 11 1 1 1 1 1 1 1 0000 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01110101 0001 0001 1001 0011 1011 1010 1111 0100 1000 0000 0000 1101 1100 0010 1110 0110 dfffdfff lfff 0xxx dfff dfff dfff dfff dfff dfff dfff lfff 0xx0 dfff dfff dfff dfff dfff ffff ffff ffff xxxx ffff ffff ffff ffff ffff ffff ffff ffff 0000 ffff ffff ffff ffff ffff c, dc, z zz z z z z z z cc c, dc, z z 1, 2 1, 2 2 1, 2 1, 2 1, 2, 3 1, 2 1, 2, 3 1, 2 1, 2 1, 2 1, 2 1, 2 1, 2 1, 2 bit-oriented file register operations bcf bsf btfsc btfss f, b f, b f, b f, b bit clear f bit set f bit test f, skip if clear bit test f, skip if set 11 1 (2) 1 (2) 0101 01 01 00bb01bb 10bb 11bb bfffbfff bfff bfff ffff ffff ffff ffff 1, 2 1, 2 33 literal and control operations addlw andlw call clrwdt goto iorlw movlw retfie retlw return sleep sublw xorlw kk k C kk k C k CC kk add literal and w and literal with w call subroutine clear watchdog timer go to address inclusive or literal with w move literal to w return from interrupt return with literal in w return from subroutine go into standby mode subtract w from literal exclusive or literal with w 11 2 1 2 1 1 2 2 2 1 1 1 1111 10 00 10 11 11 00 11 00 00 11 11 111x1001 0kkk 0000 1kkk 1000 00xx 0000 01xx 0000 0000 110x 1010 kkkkkkkk kkkk 0110 kkkk kkkk kkkk 0000 kkkk 0000 0110 kkkk kkkk kkkk kkkk kkkk 0100 kkkk kkkk kkkk 1001 kkkk 1000 0011 kkkk kkkk c, dc, z z to , p d z to , p d c, dc, z z note 1: when an i/o register is modified as a function of itself (e.g., movf gpio, 1 ), the value used will be that value present on the pins themselves. for example, if the data latch is 1 for a pin configured as input and is driven low by an external device, the data will be written back with a 0 . 2: if this instruction is executed on the tm r0 register (and where applicable, d = 1 ), the prescaler will be cleared if assigned to the timer0 module. 3: if the program counter (pc) is modified, or a conditional te st is true, the instruction requires two cycles. the second cycle is executed as a nop . downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 103 pic12f683 13.2 instruction descriptions addlw add literal and w syntax: [ label ] addlw k operands: 0 k 255 operation: (w) + k (w) status affected: c, dc, z description: the contents of the w register are added to the eight-bit literal k and the result is placed in the w register. addwf add w and f syntax: [ label ] addwf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (w) + (f) (destination) status affected: c, dc, z description: add the contents of the w register with register f. if d is 0 , the result is stored in the w register. if d is 1 , the result is stored back in register f. andlw and literal with w syntax: [ label ] andlw k operands: 0 k 255 operation: (w) .and. (k) (w) status affected: z description: the contents of w register are anded with the eight-bit literal k. the result is placed in the w register. andwf and w with f syntax: [ label ] andwf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (w) .and. (f) (destination) status affected: z description: and the w register with register f. if d is 0 , the result is stored in the w register. if d is 1 , the result is stored back in register f. bcf bit clear f syntax: [ label ] bcf f,b operands: 0 f 127 0 b 7 operation: 0 (f) status affected: none description: bit b in register f is cleared. bsf bit set f syntax: [ label ] bsf f,b operands: 0 f 127 0 b 7 operation: 1 (f) status affected: none description: bit b in register f is set. btfsc bit test f, skip if clear syntax: [ label ] btfsc f,b operands: 0 f 127 0 b 7 operation: skip if (f) = 0 status affected: none description: if bit b in register f is 1 , the next instruction is executed. if bit b, in register f, is 0 , the next instruction is discarded, and a nop is executed instead, making this a 2-cycle instruction. downloaded from: http:///
pic12f683 ds41211d-page 104 ? 2007 microchip technology inc. btfss bit test f, skip if set syntax: [ label ] btfss f,b operands: 0 f 127 0 b < 7 operation: skip if (f) = 1 status affected: none description: if bit b in register f is 0 , the next instruction is executed. if bit b is 1 , then the next instruction is discarded and a nop is executed instead, making this a 2-cycle instruction. call call subroutine syntax: [ label ] call k operands: 0 k 2047 operation: (pc)+ 1 tos, k pc<10:0>, (pclath<4:3>) pc<12:11> status affected: none description: call subroutine. first, return address (pc + 1) is pushed onto the stack. the eleven-bit immediate address is loaded into pc bits <10:0>. the upper bits of the pc are loaded from pclath. call is a two-cycle instruction. clrf clear f syntax: [ label ] clrf f operands: 0 f 127 operation: 00h (f) 1 z status affected: z description: the contents of register f are cleared and the z bit is set. clrw clear w syntax: [ label ] clrw operands: none operation: 00h (w) 1 z status affected: z description: w register is cleared. zero bit (z) is set. clrwdt clear watchdog timer syntax: [ label ] clrwdt operands: none operation: 00h wdt 0 wdt prescaler, 1 to 1 pd status affected: to , pd description: clrwdt instruction resets the watchdog timer. it also resets the prescaler of the wdt. status bits to and pd are set. comf complement f syntax: [ label ] comf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f ) (destination) status affected: z description: the contents of register f are complemented. if d is 0 , the result is stored in w. if d is 1 , the result is stored back in register f. decf decrement f syntax: [ label ] decf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) - 1 (destination) status affected: z description: decrement register f. if d is 0 , the result is stored in the w register. if d is 1 , the result is stored back in register f. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 105 pic12f683 decfsz decrement f, skip if 0 syntax: [ label ] decfsz f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) - 1 (destination); skip if result = 0 status affected: none description: the contents of register f are decremented. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed back in register f. if the result is 1 , the next instruction is executed. if the result is 0 , then a nop is executed instead, making it a 2-cycle instruction. goto unconditional branch syntax: [ label ] goto k operands: 0 k 2047 operation: k pc<10:0> pclath<4:3> pc<12:11> status affected: none description: goto is an unconditional branch. the eleven-bit immediate value is loaded into pc bits <10:0>. the upper bits of pc are loaded from pclath<4:3>. goto is a two-cycle instruction. incf increment f syntax: [ label ] incf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) + 1 (destination) status affected: z description: the contents of register f are incremented. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed back in register f. incfsz increment f, skip if 0 syntax: [ label ] incfsz f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) + 1 (destination), skip if result = 0 status affected: none description: the contents of register f are incremented. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed back in register f. if the result is 1 , the next instruction is executed. if the result is 0 , a nop is executed instead, making it a 2-cycle instruction. iorlw inclusive or literal with w syntax: [ label ] iorlw k operands: 0 k 255 operation: (w) .or. k (w) status affected: z description: the contents of the w register are ored with the eight-bit literal k. the result is placed in the w register. iorwf inclusive or w with f syntax: [ label ] iorwf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (w) .or. (f) (destination) status affected: z description: inclusive or the w register with register f. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed back in register f. downloaded from: http:///
pic12f683 ds41211d-page 106 ? 2007 microchip technology inc. movf move f syntax: [ label ] movf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) (dest) status affected: z description: the contents of register f is moved to a destination dependent upon the status of d. if d = 0 , destination is w register. if d = 1 , the destination is file register f itself. d = 1 is useful to test a file register since status flag z is affected. words: 1 cycles: 1 example: movf fsr, 0 after instruction w= value in fsr register z= 1 movlw move literal to w syntax: [ label ] movlw k operands: 0 k 255 operation: k (w) status affected: none description: the eight-bit literal k is loaded into w register. the dont cares will assemble as 0 s. words: 1 cycles: 1 example: movlw 0x5a after instruction w= 0x5a movwf move w to f syntax: [ label ] movwf f operands: 0 f 127 operation: (w) (f) status affected: none description: move data from w register to register f. words: 1 cycles: 1 example: movw f option before instruction option = 0xff w = 0x4f after instruction option = 0x4f w = 0x4f nop no operation syntax: [ label ] nop operands: none operation: no operation status affected: none description: no operation. words: 1 cycles: 1 example: nop downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 107 pic12f683 retfie return from interrupt syntax: [ label ] retfie operands: none operation: tos pc, 1 gie status affected: none description: return from interrupt. stack is poped and top-of-stack (tos) is loaded in the pc. interrupts are enabled by setting global interrupt enable bit, gie (intcon<7>). this is a two-cycle instruction. words: 1 cycles: 2 example: retfie after interrupt pc = tos gie = 1 retlw return with literal in w syntax: [ label ] retlw k operands: 0 k 255 operation: k (w); tos pc status affected: none description: the w register is loaded with the eight bit literal k. the program counter is loaded from the top of the stack (the return address). this is a two-cycle instruction. words: 1 cycles: 2 example: table call table;w contains table ;offset value ? ;w now has table value ? ? addwf pc ;w = offset retlw k1 ;begin table retlw k2 ; ? ? ? retlw kn ; end of table before instruction w = 0x07 after instruction w = value of k8 return return from subroutine syntax: [ label ] return operands: none operation: tos pc status affected: none description: return from subroutine. the stack is poped and the top of the stack (tos) is loaded into the program counter. this is a two-cycle instruction. downloaded from: http:///
pic12f683 ds41211d-page 108 ? 2007 microchip technology inc. rlf rotate left f through carry syntax: [ label ] rlf f,d operands: 0 f 127 d [ 0 , 1 ] operation: see description below status affected: c description: the contents of register f are rotated one bit to the left through the carry flag. if d is 0 , the result is placed in the w register. if d is 1 , the result is stored back in register f. words: 1 cycles: 1 example: rlf reg1,0 before instruction reg1 = 1110 0110 c= 0 after instruction reg1 = 1110 0110 w = 1100 1100 c= 1 rrf rotate right f through carry syntax: [ label ] rrf f,d operands: 0 f 127 d [ 0 , 1 ] operation: see description below status affected: c description: the contents of register f are rotated one bit to the right through the carry flag. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed back in register f. register f c register f c sleep enter sleep mode syntax: [ label ] sleep operands: none operation: 00h wdt, 0 wdt prescaler, 1 to , 0 pd status affected: to , pd description: the power-down status bit, pd is cleared. time-out status bit, to is set. watchdog timer and its prescaler are cleared. the processor is put into sleep mode with the oscillator stopped. sublw subtract w from literal syntax: [ label ] sublw k operands: 0 k 255 operation: k - (w) ( w) status affected: c, dc, z description: the w register is subtracted (2s complement method) from the eight-bit literal k. the result is placed in the w register. c = 0 w > k c = 1 w k dc = 0 w<3:0> > k<3:0> dc = 1 w<3:0> k<3:0> downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 109 pic12f683 subwf subtract w from f syntax: [ label ] subwf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f) - (w) ( destination) status affected: c, dc, z description: subtract (2s complement method) w register from register f. if d is 0 , the result is stored in the w register. if d is 1 , the result is stored back in register f. swapf swap nibbles in f syntax: [ label ] swapf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (f<3:0>) (destination<7:4>), (f<7:4>) (destination<3:0>) status affected: none description: the upper and lower nibbles of register f are exchanged. if d is 0 , the result is placed in the w register. if d is 1 , the result is placed in register f. c = 0 w > f c = 1 w f dc = 0 w<3:0> > f<3:0> dc = 1 w<3:0> f<3:0> xorlw exclusive or literal with w syntax: [ label ] xorlw k operands: 0 k 255 operation: (w) .xor. k ( w) status affected: z description: the contents of the w register are xored with the eight-bit literal k. the result is placed in the w register. xorwf exclusive or w with f syntax: [ label ] xorwf f,d operands: 0 f 127 d [ 0 , 1 ] operation: (w) .xor. (f) ( destination) status affected: z description: exclusive or the contents of the w register with register f. if d is 0 , the result is stored in the w register. if d is 1 , the result is stored back in register f. downloaded from: http:///
pic12f683 ds41211d-page 110 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 111 pic12f683 14.0 development support the pic ? microcontrollers are supported with a full range of hardware and software development tools: ? integrated development environment - mplab ? ide software ? assemblers/compilers/linkers - mpasm tm assembler - mplab c18 and mplab c30 c compilers -mplink tm object linker/ mplib tm object librarian - mplab asm30 assembler/linker/library ? simulators - mplab sim software simulator ?emulators - mplab ice 2000 in-circuit emulator - mplab real ice? in-circuit emulator ? in-circuit debugger - mplab icd 2 ? device programmers - picstart ? plus development programmer - mplab pm3 device programmer - pickit? 2 development programmer ? low-cost demonstration and development boards and evaluation kits 14.1 mplab integrated development environment software the mplab ide software brings an ease of software development previously unseen in the 8/16-bit micro- controller market. the mplab ide is a windows ? operating system-based application that contains: ? a single graphical interface to all debugging tools - simulator - programmer (sold separately) - emulator (sold separately) - in-circuit debugger (sold separately) ? a full-featured editor with color-coded context ? a multiple project manager ? customizable data windows with direct edit of contents ? high-level source code debugging ? visual device initializer for easy register initialization ? mouse over variable inspection ? drag and drop variables from source to watch windows ? extensive on-line help ? integration of select third party tools, such as hi-tech software c compilers and iar c compilers the mplab ide allows you to: ? edit your source files (either assembly or c) ? one touch assemble (or compile) and download to pic mcu emulator and simulator tools (automatically updates all project information) ? debug using: - source files (assembly or c) - mixed assembly and c - machine code mplab ide supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. this eliminates the learning curve when upgrading to tools with increased flexibility and power. downloaded from: http:///
pic12f683 ds41211d-page 112 ? 2007 microchip technology inc. 14.2 mpasm assembler the mpasm assembler is a full-featured, universal macro assembler for all pic mcus. the mpasm assembler generates relocatable object files for the mplink object linker, intel ? standard hex files, map files to detail memory usage and symbol reference, absolute lst files that contain source lines and generated machine code and coff files for debugging. the mpasm assembler features include: ? integration into mplab ide projects ? user-defined macros to streamline assembly code ? conditional assembly for multi-purpose source files ? directives that allow complete control over the assembly process 14.3 mplab c18 and mplab c30 c compilers the mplab c18 and mplab c30 code development systems are complete ansi c compilers for microchips pic18 and pic24 families of microcontrol- lers and the dspic30 and dspic33 family of digital sig- nal controllers. these compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers. for easy source level debugging, the compilers provide symbol information that is optimized to the mplab ide debugger. 14.4 mplink object linker/ mplib object librarian the mplink object linker combines relocatable objects created by the mpasm assembler and the mplab c18 c compiler. it can link relocatable objects from precompiled libraries, using directives from a linker script. the mplib object librarian manages the creation and modification of library files of precompiled code. when a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. this allows large libraries to be used efficiently in many different applications. the object linker/library features include: ? efficient linking of single libraries instead of many smaller files ? enhanced code maintainability by grouping related modules together ? flexible creation of libraries with easy module listing, replacement, deletion and extraction 14.5 mplab asm30 assembler, linker and librarian mplab asm30 assembler produces relocatable machine code from symbolic assembly language for dspic30f devices. mplab c30 c compiler uses the assembler to produce its object file. the assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. notable features of the assembler include: ? support for the entire dspic30f instruction set ? support for fixed-point and floating-point data ? command line interface ? rich directive set ? flexible macro language ? mplab ide compatibility 14.6 mplab sim software simulator the mplab sim software simulator allows code development in a pc-hosted environment by simulat- ing the pic mcus and dspic ? dscs on an instruction level. on any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. registers can be logged to files for further run-time analysis. the trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on i/o, most peripherals and internal registers. the mplab sim software simulator fully supports symbolic debugging using the mplab c18 and mplab c30 c compilers, and the mpasm and mplab asm30 assemblers. the software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 113 pic12f683 14.7 mplab ice 2000 high-performance in-circuit emulator the mplab ice 2000 in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for pic microcontrollers. software control of the mplab ice 2000 in-circuit emulator is advanced by the mplab integrated development environment, which allows editing, building, downloading and source debugging from a single environment. the mplab ice 2000 is a full-featured emulator system with enhanced trace, trigger and data monitor- ing features. interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. the architecture of the mplab ice 2000 in-circuit emulator allows expansion to support new pic microcontrollers. the mplab ice 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. the pc platform and microsoft ? windows ? 32-bit operating system were chosen to best make these features available in a simple, unified application. 14.8 mplab real ice in-circuit emulator system mplab real ice in-circuit emulator system is microchips next generation high-speed emulator for microchip flash dsc ? and mcu devices. it debugs and programs pic ? and dspic ? flash microcontrollers with the easy-to-use, powerful graphical user interface of the mplab integrated development environment (ide), included with each kit. the mplab real ice probe is connected to the design engineers pc using a high-speed usb 2.0 interface and is connected to the target with either a connector compatible with the popular mplab icd 2 system (rj11) or with the new high speed, noise tolerant, low- voltage differential signal (lvds) interconnection (cat5). mplab real ice is field upgradeable through future firmware downloads in mplab ide. in upcoming releases of mplab ide, new devices will be supported, and new features will be added, such as software break- points and assembly code trace. mplab real ice offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables. 14.9 mplab icd 2 in-circuit debugger microchips in-circuit debugger, mplab icd 2, is a powerful, low-cost, run-time development tool, connecting to the host pc via an rs-232 or high-speed usb interface. this tool is based on the flash pic mcus and can be used to develop for these and other pic mcus and dspic dscs. the mplab icd 2 utilizes the in-circuit debugging capability built into the flash devices. this feature, along with microchips in-circuit serial programming tm (icsp tm ) protocol, offers cost- effective, in-circuit flash debugging from the graphical user interface of the mplab integrated development environment. this enables a designer to develop and debug source code by setting breakpoints, single step- ping and watching variables, and cpu status and peripheral registers. running at full speed enables testing hardware and applications in real time. mplab icd 2 also serves as a development programmer for selected pic devices. 14.10 mplab pm3 device programmer the mplab pm3 device programmer is a universal, ce compliant device programmer with programmable voltage verification at v ddmin and v ddmax for maximum reliability. it features a large lcd display (128 x 64) for menus and error messages and a modu- lar, detachable socket assembly to support various package types. the icsp? cable assembly is included as a standard item. in stand-alone mode, the mplab pm3 device programmer can read, verify and program pic devices without a pc connection. it can also set code protection in this mode. the mplab pm3 connects to the host pc via an rs-232 or usb cable. the mplab pm3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an sd/mmc card for file storage and secure data applications. downloaded from: http:///
pic12f683 ds41211d-page 114 ? 2007 microchip technology inc. 14.11 picstart plus development programmer the picstart plus development programmer is an easy-to-use, low-cost, prototype programmer. it connects to the pc via a com (rs-232) port. mplab integrated development environment software makes using the programmer simple and efficient. the picstart plus development programmer supports most pic devices in dip packages up to 40 pins. larger pin count devices, such as the pic16c92x and pic17c76x, may be supported with an adapter socket. the picstart plus development programmer is ce compliant. 14.12 pickit 2 development programmer the pickit? 2 development programmer is a low-cost programmer and selected flash device debugger with an easy-to-use interface for programming many of microchips baseline, mid-range and pic18f families of flash memory microcontrollers. the pickit 2 starter kit includes a prototyping development board, twelve sequential lessons, software and hi-techs picc? lite c compiler, and is designed to help get up to speed quickly using pic ? microcontrollers. the kit provides everything needed to program, evaluate and develop applications using microchips powerful, mid-range flash memory family of microcontrollers. 14.13 demonstration, development and evaluation boards a wide variety of demonstration, development and evaluation boards for various pic mcus and dspic dscs allows quick application development on fully func- tional systems. most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification. the boards support a variety of features, including leds, temperature sensors, switches, speakers, rs-232 interfaces, lcd displays, potentiometers and additional eeprom memory. the demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications. in addition to the picdem? and dspicdem? demon- stration/development board series of circuits, microchip has a line of evaluation kits and demonstration software for analog filter design, k ee l oq ? security ics, can, irda ? , powersmart ? battery management, seeval ? evaluation system, sigma-delta adc, flow rate sensing, plus many more. check the microchip web page (www.microchip.com) and the latest product selector guide (ds00148) for the complete list of demonstration, development and evaluation kits. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 115 pic12f683 15.0 electrical specifications absolute maximum ratings (?) ambient temperature under bias................................................................................................. .........-40 to +125c storage temperature ............................................................................................................ ............ -65c to +150c voltage on v dd with respect to v ss ................................................................................................... -0.3v to +6.5v voltage on mclr with respect to vss ............................................................................................... -0.3v to +1 3.5v voltage on all other pins with respect to v ss ........................................................................... -0.3v to (v dd + 0.3v) total power dissipation (1) ............................................................................................................................... 800 mw maximum current out of v ss pin ...................................................................................................................... 95 m a maximum current into v dd pin ......................................................................................................................... 9 5 ma input clamp current, i ik (v i < 0 or v i > v dd ) ............................................................................................................... 20 ma output clamp current, i ok (vo < 0 or vo >v dd ) ......................................................................................................... 20 ma maximum output current sunk by any i/o pin..................................................................................... ............... 25 ma maximum output current sourced by any i/o pin .................................................................................. ............ 25 ma maximum current sunk by gpio ................................................................................................... ................... 90 ma maximum current sourced gpio................................................................................................... ................... 90 ma note 1: power dissipation is calculated as follows: p dis = v dd x {i dd C i oh } + {(v dd C v oh ) x i oh } + (v o l x i ol ). ? notice: stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the devi ce at those or any other conditions above those indicated in the operation listings of this specification is not implied. exposure above maximum rating conditions for extended periods may affect device reliability. downloaded from: http:///
pic12f683 ds41211d-page 116 ? 2007 microchip technology inc. figure 15-1: pic12f683 voltage-frequency graph, -40c t a +125c figure 15-2: hfintosc frequency accuracy over device v dd and temperature 5.5 2.0 3.5 2.5 0 3.0 4.0 4.5 5.0 frequency (mhz) v dd (v) note 1: the shaded region indicates the permissible combinations of voltage and frequency. 82 0 10 125 25 2.0 0 60 85 v dd (v) 4.0 5.0 4.5 temperature ( c ) 2.5 3.0 3.5 5.5 1% 2% 5% downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 117 pic12f683 15.1 dc characteristics: pic12f683-i (industrial) pic12f683-e (extended) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +85c for industrial -40c t a +125c for extended param no. sym characteristic min typ? max units conditions d001 d001c d001d v dd supply voltage 2.02.0 3.0 4.5 5.5 5.5 5.5 5.5 vv v v f osc < = 8 mhz: hfintosc, ec f osc < = 4 mhz f osc < = 10 mhz f osc < = 20 mhz d002* v dr ram data retention voltage (1) 1.5 v device in sleep mode d003 v por v dd start voltage to ensure internal power-on reset signal v ss vs e e section 12.3.1 power-on reset for details. d004* s vdd v dd rise rate to ensure internal power-on reset signal 0.05 v/ms see section 12.3.1 power-on reset for details. * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: this is the limit to which v dd can be lowered in sleep mode without losing ram data. downloaded from: http:///
pic12f683 ds41211d-page 118 ? 2007 microchip technology inc. 15.2 dc characteristics: pic12f683-i (industrial) pic12f683-e (extended) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +85c for industrial -40c t a +125c for extended param no. device characteristics min typ? max units conditions v dd note d010 supply current (i dd ) (1, 2) 1 1 1 6 a2 . 0f osc = 32 khz lp oscillator mode 1 8 2 8 a3 . 0 3 5 5 4 a5 . 0 d011* 140 240 a2 . 0f osc = 1 mhz xt oscillator mode 220 380 a3 . 0 380 550 a5 . 0 d012 260 360 a2 . 0f osc = 4 mhz xt oscillator mode 420 650 a3 . 0 0 . 81 . 1m a5 . 0 d013* 130 220 a2 . 0f osc = 1 mhz ec oscillator mode 215 360 a3 . 0 360 520 a5 . 0 d014 220 340 a2 . 0f osc = 4 mhz ec oscillator mode 375 550 a3 . 0 0.65 1.0 ma 5.0 d015 8 20 a2 . 0f osc = 31 khz lfintosc mode 1 6 4 0 a3 . 0 3 1 6 5 a5 . 0 d016* 340 450 a2 . 0f osc = 4 mhz hfintosc mode 500 700 a3 . 0 0 . 81 . 2m a5 . 0 d017 410 650 a2 . 0f osc = 8 mhz hfintosc mode 700 950 a3 . 0 1.30 1.65 ma 5.0 d018 230 400 a2 . 0f osc = 4 mhz extrc mode (3) 400 680 a3 . 0 0.63 1.1 ma 5.0 d019 2.6 3.25 ma 4.5 f osc = 20 mhz hs oscillator mode 2.8 3.35 ma 5.0 * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: the test conditions for all i dd measurements in active operation mode are: osc1 = external square wave, from rail-to-rail; all i/o pins tri-stated, pulled to v dd ; mclr = v dd ; wdt disabled. 2: the supply current is mainly a function of the operating voltage and frequency. other factors, such as i/o pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. 3: for rc oscillator configurations, current through r ext is not included. the current through the resistor can be extended by the formula i r = v dd /2r ext (ma) with r ext in k . downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 119 pic12f683 15.3 dc characteristics: pic12f683-i (industrial) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +85c for industrial param no. device characteristics min typ? max units conditions v dd note d020 power-down base current(i pd ) (2) 0.05 1.2 a 2.0 wdt, bor, comparators, v ref and t1osc disabled 0.15 1.5 a3 . 0 0.35 1.8 a5 . 0 150 500 na 3.0 -40c t a +25c d021 1.0 2.2 a 2.0 wdt current (1) 2 . 04 . 0 a3 . 0 3 . 07 . 0 a5 . 0 d022 42 60 a 3.0 bor current (1) 85 122 a5 . 0 d023 32 45 a 2.0 comparator current (1) , both comparators enabled 6 07 8 a3 . 0 120 160 a5 . 0 d024 30 36 a2 . 0c v ref current (1) (high range) 4 55 5 a3 . 0 7 59 5 a5 . 0 d025* 39 47 a2 . 0c v ref current (1) (low range) 5 97 2 a3 . 0 98 124 a5 . 0 d026 4.5 7.0 a 2.0 t1osc current (1) , 32.768 khz 5 . 08 . 0 a3 . 0 6 . 0 1 2 a5 . 0 d027 0.30 1.6 a 3.0 a/d current (1) , no conversion in progress 0.36 1.9 a5 . 0 * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: the peripheral current is the sum of the base i dd or i pd and the additional current consumed when this peripheral is enabled. the peripheral current can be determined by subtracting the base i dd or i pd current from this limit. max values should be used when calculating total current consumption. 2: the power-down current in sleep mode does not depend on the oscillator type. power-down current is measured with the part in sleep mode, with all i/o pins in high-impedance state and tied to v dd . downloaded from: http:///
pic12f683 ds41211d-page 120 ? 2007 microchip technology inc. 15.4 dc characteristics: pic12f683 -e (extended) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c for extended param no. device characteristics min typ? max units conditions v dd note d020e power-down base current (i pd ) (2) 0 . 0 5 9 a 2.0 wdt, bor, comparators, v ref and t1osc disabled 0 . 1 5 1 1 a3 . 0 0 . 3 5 1 5 a5 . 0 d021e 1 17.5 a 2.0 wdt current (1) 2 1 9 a3 . 0 3 2 2 a5 . 0 d022e 42 65 a 3.0 bor current (1) 8 51 2 7 a5 . 0 d023e 32 45 a 2.0 comparator current (1) , both comparators enabled 6 0 7 8 a3 . 0 1 2 01 6 0 a5 . 0 d024e 30 70 a2 . 0c v ref current (1) (high range) 4 5 9 0 a3 . 0 7 51 2 0 a5 . 0 d025e* 39 91 a2 . 0c v ref current (1) (low range) 5 91 1 7 a3 . 0 9 81 5 6 a5 . 0 d026e 4.5 25 a 2.0 t1osc current (1) , 32.768 khz 5 3 0 a3 . 0 6 4 0 a5 . 0 d027e 0.30 12 a 3.0 a/d current (1) , no conversion in progress 0 . 3 6 1 6 a5 . 0 * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: the peripheral current is the sum of the base i dd or i pd and the additional current consumed when this peripheral is enabled. the peripheral current can be determined by subtracting the base i dd or i pd current from this limit. max values should be used when calculating total current consumption. 2: the power-down current in sleep mode does not depend on the oscillator type. power-down current is measured with the part in sleep mode, with all i/o pins in high-impedance state and tied to v dd . downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 121 pic12f683 15.5 dc characteristics: pic12f683-i (industrial) pic12f683-e (extended) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +85c for industrial -40c t a +125c for extended param no. sym characteristic min typ? max units conditions v il input low voltage i/o port: d030 with ttl buffer vss 0.8 v 4.5v v dd 5.5v d030a vss 0.15 v dd v2.0v v dd 4.5v d031 with schmitt trigger buffer vss 0.2 v dd v2.0v v dd 5.5v d032 mclr , osc1 (rc mode) (1) v ss 0 . 2 v dd v d033 osc1 (xt and lp modes) v ss 0 . 3v d033a osc1 (hs mode) v ss 0 . 3 v dd v v ih input high voltage i/o ports: d040 with ttl buffer 2.0 v dd v4.5v v dd 5.5v d040a 0.25 v dd + 0.8 v dd v2.0v v dd 4.5v d041 with schmitt trigger buffer 0.8 v dd v dd v2.0v v dd 5.5v d042 mclr 0.8 v dd v dd v d043 osc1 (xt and lp modes) 1.6 v dd v d043a osc1 (hs mode) 0.7 v dd v dd v d043b osc1 (rc mode) 0.9 v dd v dd v (note 1) i il input leakage current (2) d060 i/o ports 0.1 1 av ss v pin v dd , pin at high-impedance d061 mclr (3) 0.1 5 av ss v pin v dd d063 osc1 0.1 5 av ss v pin v dd , xt, hs and lp oscillator configuration d070* i pur gpio weak pull-up current 50 250 400 av dd = 5.0v, v pin = v ss v ol output low voltage (5) d080 i/o ports 0.6 v i ol = 8.5 ma, v dd = 4.5v (ind.) v oh output high voltage (5) d090 i/o ports v dd C 0.7 v i oh = -3.0 ma, v dd = 4.5v (ind.) * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: in rc oscillator configuration, the osc1 /clkin pin is a schmitt trigger input. it is not recommended to use an external clock in rc mode. 2: negative current is defined as current sourced by the pin. 3: the leakage current on the mclr pin is strongly dependent on the applied voltage level. the specified levels represent normal operating conditions. higher leakage current may be measured at different input voltages. 4: see section 10.4.1 using the data eeprom for additional information. 5: including osc2 in clkout mode. downloaded from: http:///
pic12f683 ds41211d-page 122 ? 2007 microchip technology inc. d100 i ulp ultra low-power wake-up current 200 na see application note an879, using the microchip ultra low-power wake-up module (ds00879) capacitive loading specs on output pins d101* cosc2 osc2 pin 15 pf in xt, hs and lp modes when external clock is used to drive osc1 d101a* c io all i/o pins 50 pf data eeprom memory d120 e d byte endurance 100k 1m e/w -40c t a +85c d120a e d byte endurance 10k 100k e/w +85c t a +125c d121 v drw v dd for read/write v min 5.5 v using eecon1 to read/write v min = minimum operating voltage d122 t dew erase/write cycle time 5 6 ms d123 t retd characteristic retention 40 year provided no other specifications are violated d124 t ref number of total erase/write cycles before refresh (4) 1m 10m e/w -40c t a +85c program flash memory d130 e p cell endurance 10k 100k e/w -40c t a +85c d130a e d cell endurance 1k 10k e/w +85c t a +125c d131 v pr v dd for read v min 5 . 5vv min = minimum operating voltage d132 v pew v dd for erase/write 4.5 5.5 v d133 t pew erase/write cycle time 2 2.5 ms d134 t retd characteristic retention 40 year provided no other specifications are violated 15.5 dc characteristics: pic12f683-i (industrial) pic12f683-e (extended) (continued) dc characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +85c for industrial -40c t a +125c for extended param no. sym characteristic min typ? max units conditions * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: in rc oscillator configuration, the osc1 /clkin pin is a schmitt trigger input. it is not recommended to use an external clock in rc mode. 2: negative current is defined as current sourced by the pin. 3: the leakage current on the mclr pin is strongly dependent on the applied voltage level. the specified levels represent normal operating conditions. higher leakage current may be measured at different input voltages. 4: see section 10.4.1 using the data eeprom for additional information. 5: including osc2 in clkout mode. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 123 pic12f683 15.6 thermal considerations standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic typ units conditions th01 ja thermal resistance junction to ambient 84.6 c/w 8-pin pdip package 163.0 c/w 8-pin soic package 52.4 c/w 8-pin dfn-s 4x4x0.9 mm package 46.3 c/w 8-pin dfn-s 6x5 mm package th02 jc thermal resistance junction to case 41.2 c/w 8-pin pdip package 38.8 c/w 8-pin soic package 3.0 c/w 8-pin dfn-s 4x4x0.9 mm package 2.6 c/w 8-pin dfn-s 6x5 mm package th03 t j junction temperature 150 c for derated power calculations th04 pd power dissipation w pd = p internal + p i / o th05 p internal internal power dissipation w p internal = i dd x v dd (note 1) th06 p i / o i/o power dissipation w p i / o = (i ol * v ol ) + (i oh * (v dd - v oh )) th07 p der derated power w p der = (t j - t a )/ ja (note 2, 3) note 1: i dd is current to run the chip alone without driving any load on the output pins. 2: t a = ambient temperature. 3: maximum allowable power dissipation is the lower value of either the absolute maximum total powe r dissipation or derated power (p der ). downloaded from: http:///
pic12f683 ds41211d-page 124 ? 2007 microchip technology inc. 15.7 timing parameter symbology the timing parameter symbols have been created with one of the following formats: figure 15-3: load conditions 1. tpps2pps 2. tpps t f frequency t time lowercase letters (pp) and their meanings: pp cc ccp1 osc osc1 ck clkout rd rd cs cs rw rd or wr di sdi sc sck do sdo ss ss dt data in t0 t0cki io i/o port t1 t1cki mc mclr wr wr uppercase letters and their meanings: s ff a l l pp e r i o d hh i g h rr i s e i invalid (high-impedance) v valid l low z high-impedance v ss c l legend: c l = 50 pf for all pins 15 pf for osc2 output load condition pin downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 125 pic12f683 15.8 ac characteristics: pic12f683 (industrial, extended) figure 15-4: clock timing table 15-1: clock oscillator timing requirements standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions os01 f osc external clkin frequency (1) dc 37 khz lp oscillator mode dc 4 mhz xt oscillator mode dc 20 mhz hs oscillator mode dc 20 mhz ec oscillator mode oscillator frequency (1) 32.768 khz lp oscillator mode 0.1 4 mhz xt oscillator mode 1 20 mhz hs oscillator mode dc 4 mhz rc oscillator mode os02 t osc external clkin period (1) 27 ? s lp oscillator mode 250 ? ns xt oscillator mode 50 ? ns hs oscillator mode 50 ? ns ec oscillator mode oscillator period (1) 3 0 . 5 s lp oscillator mode 250 10,000 ns xt oscillator mode 50 1,000 ns hs oscillator mode 250 ns rc oscillator mode os03 t cy instruction cycle time (1) 200 t cy dc ns t cy = 4/f osc os04* tosh, tos l external clkin high, external clkin low 2 s lp oscillator 100 ns xt oscillator 20 ns hs oscillator os05* tosr, tos f external clkin rise, external clkin fall 0 ? ns lp oscillator 0 ? ns xt oscillator 0 ? ns hs oscillator * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stated. these parameters ar e for design guidance only and are not tested. note 1: instruction cycle period (t cy ) equals four times the input oscillator time base period. all specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these specified limits may result in a n unstable oscillator operation and/or higher than expected current consumption. all devices are tested to operate at min values wi th an external clock applied to osc1 pin. when an external clock input is used, the max cyc le time limit is dc (no clock) for all devices. osc1/clkin osc2/clkout q4 q1 q2 q3 q4 q1 os02 os03 os04 os04 osc2/clkout (lp,xt,hs modes) (clkout mode) downloaded from: http:///
pic12f683 ds41211d-page 126 ? 2007 microchip technology inc. table 15-2: oscillator parameters standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic freq. tolerance min typ? max units conditions os06 t warm internal oscillator switch when running (3) 2t osc slowest clock os07 t sc fail-safe sample clock period (1) 2 1m sl f i n t o s c / 6 4 os08 hf osc internal calibrated hfintosc frequency (2) 1% 7.92 8.0 8.08 mhz v dd = 3.5v, 25c 2% 7.84 8.0 8.16 mhz 2.5v v dd 5.5v, 0c t a +85c 5% 7.60 8.0 8.40 mhz 2.0v v dd 5.5v, -40c t a +85c (ind.), -40c t a +125c (ext.) os09* lf osc internal uncalibrated lfintosc frequency 1 53 14 5k h z os10* t iosc st hfintosc oscillator wake-up from sleep start-up time 5.5 12 24 sv dd = 2.0v, -40c to +85c 3 . 571 4 sv dd = 3.0v, -40c to +85c 361 1 sv dd = 5.0v, -40c to +85c * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these para meters are for design guidance only and are not tested. note 1: instruction cycle period (t cy ) equals four times the input oscillator time base period. all specified values a re based on characterization data for that particular oscillator type u nder standard operating conditions with the device executing code. exceeding these specified limits may result in an unstabl e oscillator operation and/or higher than expected current consumption. all devices are tested to operate at min values with an external clock applied to the osc1 pin. when an external clock input is used, the max cyc le time limit is dc (no clock) for all devices. 2: to ensure these oscillator frequency tolerances, v dd and v ss must be capacitively decoupled as close to the device as possible. 0.1 f and 0.01 f values in parallel are recommended. 3: by design. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 127 pic12f683 figure 15-5: clkout and i/o timing fosc clkout i/o pin (input) i/o pin (output) q4 q1 q2 q3 os11 os19 os13 os15 os18, os19 os20 os21 os17 os16 os14 os12 os18 old value new value write fetch read execute cycle table 15-3: clkout and i/o timing parameters standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions os11 t os h2 ck lf osc to clkout (1) 70 ns v dd = 5.0v os12 t os h2 ck hf osc to clkout (1) 72 ns v dd = 5.0v os13 t ck l2 io vclkout to port out valid (1) 20 ns os14 t io v2 ck h port input valid before clkout (1) t osc + 200 ns ns os15* t os h2 io vf osc (q1 cycle) to port out valid 50 70 ns v dd = 5.0v os16 t os h2 io if osc (q2 cycle) to port input invalid (i/o in hold time) 50 ns v dd = 5.0v os17 t io v2 os h port input valid to f osc (q2 cycle) (i/o in setup time) 20 ns os18 t io r port output rise time (2) 1540 7232 ns v dd = 2.0v v dd = 5.0v os19 t io f port output fall time (2) 2815 5530 ns v dd = 2.0v v dd = 5.0v os20* t inp int pin input high or low time 25 ns os21* t gpp gpio interrupt-on-change new input level time t cy n s * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25 c unless otherwise stated. note 1: measurements are taken in rc mode where clkout output is 4 x t osc . 2: includes osc2 in clkout mode. downloaded from: http:///
pic12f683 ds41211d-page 128 ? 2007 microchip technology inc. figure 15-6: reset, watchdog timer, oscillator start-up timer and power-up timer timing figure 15-7: brown-out rese t timing and characteristics v dd mclr internal por pwrt time-out osc start-up time internal reset (1) watchdog timer 33 32 30 31 34 i/o pins 34 note 1: asserted low. reset (1) v bor v dd (device in brown-out reset) (device not in brown-out reset) 33* 37 * 64 ms delay only if pwrte bit in the configuration word register is programmed to 0 . reset (due to bor) v bor + v hyst downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 129 pic12f683 table 15-4: reset, watchdog timer, oscillator start-up timer, power-up timer and brown-out reset parameters standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions 30 t mc lmclr pulse width (low) 2 5 s s v dd = 5v, -40c to +85c v dd = 5v 31 t wdt watchdog timer time-out period (no prescaler) 1010 1616 2931 msms v dd = 5v, -40c to +85c v dd = 5v 32 t ost oscillation start-up timer period (1, 2) 1024 t osc (note 3) 33* t pwrt power-up timer period 40 65 140 ms 34* t ioz i/o high-impedance from mclr low or watchdog timer reset 2 . 0 s 35 v bor brown-out reset voltage 2.0 2.2 v (note 4) 36* v hyst brown-out reset hysteresis 50 mv 37* t bor brown-out reset minimum detection period 100 sv dd v bor * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: instruction cycle period (t cy ) equals four times the input oscillator time base period. all specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. exceeding these specified limits may result in an unstable oscillato r oper- ation and/or higher than expected current consumption. all devices are tested to operate at min values with an external clock applied to the osc1 pin. when an external clock input is used, the max cycle time limit is dc (no clock) for all devices. 2: by design. 3: period of the slower clock. 4: to ensure these voltage tolerances, v dd and v ss must be capacitively decoupled as close to the device as possible. 0.1 f and 0.01 f values in parallel are recommended. downloaded from: http:///
pic12f683 ds41211d-page 130 ? 2007 microchip technology inc. figure 15-8: timer0 and timer1 external clock timings table 15-5: timer0 and timer1 external clock requirements standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions 40* t t 0h t0cki high pulse width no prescaler 0.5 t cy + 20 ns with prescaler 10 ns 41* t t 0l t0cki low pulse width no prescaler 0.5 t cy + 20 ns with prescaler 10 ns 42* t t 0p t0cki period greater of: 20 or t cy + 40 n ns n = prescale value (2, 4, ..., 256) 45* t t 1h t1cki high time synchronous, no prescaler 0.5 t cy + 20 ns synchronous, with prescaler 15 ns asynchronous 30 ns 46* t t 1l t1cki low time synchronous, no prescaler 0.5 t cy + 20 ns synchronous, with prescaler 15 ns asynchronous 30 ns 47* t t 1p t1cki input period synchronous greater of: 30 or t cy + 40 n ns n = prescale value (1, 2, 4, 8) asynchronous 60 ns 48 f t 1 timer1 oscillator input frequency range (oscillator enabled by setting bit t1oscen) 32.768 khz 49* tckez tmr 1 delay from external clock edge to timer increment 2 t osc 7 t osc timers in sync mode * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stat ed. these parameters are for design guidance only and are not tested. t0cki t1cki 40 41 42 45 46 47 49 tmr0 or tmr1 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 131 pic12f683 figure 15-9: capture/compare/pwm timings (eccp) table 15-6: capture/compare/pwm requirements (eccp) standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions cc01* tccl ccp1 input low time no prescaler 0.5t cy + 20 ns with prescaler 20 ns cc02* tcch ccp1 input high time no prescaler 0.5t cy + 20 ns with prescaler 20 ns cc03* tccp ccp1 input period 3t cy + 40 n ns n = prescale value (1, 4 or 16) * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note: refer to figure 15-3 for load conditions. (capture mode) cc01 cc02 cc03 ccp1 downloaded from: http:///
pic12f683 ds41211d-page 132 ? 2007 microchip technology inc. table 15-7: comparator specifications table 15-8: comparator voltage reference (cv ref ) specifications standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristics min typ? max units comments cm01 v os input offset voltage 5.0 10 mv (v dd - 1.5)/2 cm02 v cm input common mode voltage 0 v dd C 1.5 v cm03* c mrr common mode rejection ratio +55 db cm04* t rt response time falling 150 600 ns (note 1) rising 200 1000 ns cm05* t mc 2 co v comparator mode change to output valid 1 0 s * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: response time is measured with one comparator input at (v dd - 1.5)/2 - 100 mv to (v dd -1.5)/2+20mv. standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristics min typ? max units comments cv01* c lsb step size (2) v dd /24 v dd /32 vv low range (vrr = 1 ) high range (vrr = 0 ) cv02* c acc absolute accuracy 1/2 1/2 lsblsb low range (vrr = 1 ) high range (vrr = 0 ) cv03* c r unit resistor value (r) 2k cv04* c st settling time (1) 1 0 s * these parameters are characterized but not tested. ? data in typ column is at 5v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: settling time measured while vrr = 1 and vr<3:0> transitions from 0000 to 1111 . 2: see section 8.11 comparator voltage reference for more information. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 133 pic12f683 table 15-9: pic12f683 a/d converter (adc) characteristics standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions ad01 n r resolution 10 bits bit ad02 e il integral error 1l s bv ref = 5.12v ad03 e dl differential error 1 lsb no missing codes to 10 bits v ref = 5.12v ad04 e off offset error 1l s bv ref = 5.12v ad07 e gn gain error 1l s bv ref = 5.12v ad06 ad06a v ref reference voltage (3) 2.2 2.7 v dd v absolute minimum to ensure 1 lsb accuracy ad07 v ain full-scale range v ss v ref v ad08 z ain recommended impedance of analog voltage source 1 0k ad09* i ref v ref input current (3) 10 1000 aduring v ain acquisition. based on differential of v hold to v ain . 5 0 a during a/d conversion cycle. * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: total absolute error includes integral, differential, offset and gain errors. 2: the a/d conversion result never decreases with an increase in the input voltage and has no missing codes. 3: adc v ref is from external v ref or v dd pin, whichever is selected as reference input. 4: when adc is off, it will not consume any current other than leakage current. the power-down current specification includes any such leakage from the adc module. downloaded from: http:///
pic12f683 ds41211d-page 134 ? 2007 microchip technology inc. table 15-10: pic12f683 a/d conversion requirements standard operating conditions (unless otherwise stated) operating temperature -40c t a +125c param no. sym characteristic min typ? max units conditions ad130* t ad a/d clock period 1.6 9.0 st osc -based, v ref 3.0v 3.0 9.0 st osc -based, v ref full range a/d internal rc oscillator period 3.0 6.0 9.0 s adcs<1:0> = 11 (adrc mode) at v dd = 2.5v 1.6 4.0 6.0 sat v dd = 5.0v ad131 t cnv conversion time (not including acquisition time) (1) 1 1 t ad set go/done bit to new data in a/d result register. ad132* t acq acquisition time 11.5 s ad133* t amp amplifier settling time 5 s ad134 t go q4 to a/d clock start t osc /2 t osc /2 + t cy if the a/d clock source is selected as rc, a time of t cy is added before the a/d clock starts. this allows the sleep instruction to be executed. * these parameters are characterized but not tested. ? data in typ column is at 5.0v, 25c unless otherwise stated. these parameters are for design guidance only and are not tested. note 1: adresh and adresl registers may be read on the following t cy cycle. 2: see section 9.3 a/d acquisition requirements for minimum conditions. downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 135 pic12f683 figure 15-10: pic12f683 a/d conversion timing (normal mode) figure 15-11: pic12f683 a/d conversion timing (sleep mode) ad131 ad130 bsf adcon0, go q4 a/d clk a/d data adres adif go sample old_data sampling stopped done new_data 987 3210 note 1: if the a/d clock source is selected as rc, a time of t cy is added before the a/d clock starts. this allows the sleep instruction to be executed. 1 t cy 6 ad134 (t osc /2 (1) ) 1 t cy ad132 ad132 ad131 ad130 bsf adcon0, go q4 a/d clk a/d data adres adif go sample old_data sampling stopped done new_data 9 7 3210 note 1: if the a/d clock source is selected as rc, a time of t cy is added before the a/d clock starts. this allows the sleep instruction to be executed. ad134 6 8 1 t cy (t osc /2 + t cy (1) ) 1 t cy downloaded from: http:///
pic12f683 ds41211d-page 136 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 137 pic12f683 16.0 dc and ac characteristics graphs and tables the graphs and tables provided in this section are for design guidance and are not tested . in some graphs or tables, the data presented are outside specified operating range (i.e., outside specified v dd range). this is for information only and devices are ensured to operate properly only within the specified range. typical represents the mean of the distribution at 25 c. maximum or minimum represents (mean + 3 ) or (mean - 3 ) respectively, where is a standard deviation, over each temperature range. figure 16-1: typical i dd vs. f osc over v dd (ec mode) note: the graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. the performance characteristics listed herein a re not tested or guaranteed. in some graphs or tables, the data presented may be outside the speci fied operating range (e.g., outside specified power supply range) and therefore, outside the warranted range. 3.0v 4.0v 5.0v 5.5v 2.0v 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 1 mhz 2 mhz 4 mhz 6 mhz 8 mhz 10 mhz 12 mhz 14 mhz 16 mhz 18 mhz 20 mhz f osc i dd (ma) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 138 ? 2007 microchip technology inc. figure 16-2: maximum i dd vs. f osc over v dd (ec mode) figure 16-3: typical i dd vs. f osc over v dd (hs mode) ec mode 3.0v 4.0v 5.0v 2.0v 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 1 mhz 2 mhz 4 mhz 6 mhz 8 mhz 10 mhz 12 mhz 14 mhz 16 mhz 18 mhz 20 mhz f osc i dd (ma) 5.5v typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) typical idd vs. fosc over vdd hs mode 3.0v 3.5v 4.0v 4.5v 5.0v 5.5v 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4 mhz 10 mhz 16 mhz 20 mhz f osc i dd (ma) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 139 pic12f683 figure 16-4: maximum i dd vs. f osc over v dd (hs mode) figure 16-5: typical i dd vs. v dd over f osc (xt mode) maximum idd vs. fosc over vdd hs mode 3.5v 4.0v 4.5v 5.0v 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 4 mhz 10 mhz 16 mhz 20 mhz f osc i dd (ma) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 3.0v 5.5v xt mode 0 100 200 300 400 500 600 700 800 900 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 4 mhz 1 mhz downloaded from: http:///
pic12f683 ds41211d-page 140 ? 2007 microchip technology inc. figure 16-6: maximum i dd vs. v dd over f osc (xt mode) figure 16-7: typical i dd vs. v dd over f osc (extrc mode) xt mode 0 200 400 600 800 1,000 1,200 1,400 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 4 mhz 1 mhz extrc mode 0 100 200 300 400 500 600 700 800 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i dd ( a) 1 mhz typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 4 mhz downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 141 pic12f683 figure 16-8: maximum i dd vs. v dd (extrc mode) figure 16-9: i dd vs. v dd over f osc (lfintosc mode, 31 khz) extrc mode 0 200 400 600 800 1,000 1,200 1,400 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 4 mhz 1 mhz lfintosc mode, 31khz typical maximum 0 10 20 30 40 50 60 70 80 v dd (v) i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 downloaded from: http:///
pic12f683 ds41211d-page 142 ? 2007 microchip technology inc. figure 16-10: i dd vs. v dd (lp mode) figure 16-11: typical i dd vs. f osc over v dd (hfintosc mode) lp mode 0 10 20 30 40 50 60 70 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 32 khz maximum 32 khz typical hfintosc 2.0v 3.0v 4.0v 5.0v 5.5v 0 200 400 600 800 1,000 1,200 1,400 1,600 125 khz 250 khz 500 khz 1 mhz 2 mhz 4 mhz 8 mhz f osc i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 143 pic12f683 figure 16-12: maximum i dd vs. f osc over v dd (hfintosc mode) figure 16-13: typical i pd vs. v dd (sleep mode, all peripherals disabled) hfintosc 2.0v 3.0v 4.0v 5.0v 5.5v 0 200 400 600 800 1,000 1,200 1,400 1,600 1,800 2,000 125 khz 250 khz 500 khz 1 mhz 2 mhz 4 mhz 8 mhz f osc i dd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) typical (sleep mode all peripherals disabled) 0.0 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 144 ? 2007 microchip technology inc. figure 16-14: maximum i pd vs. v dd (sleep mode, all peripherals disabled) figure 16-15: comparator i pd vs. v dd (both comparators enabled) maximum (sleep mode all peripherals disabled) max. 125c max. 85c 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0 16.0 18.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) maximum: mean + 3 typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 0 20 40 60 80 100 120 140 160 180 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) maximum typical typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 145 pic12f683 figure 16-16: bor i pd vs. v dd over temperature figure 16-17: typical wdt i pd vs. v dd over temperature 0 20 40 60 80 100 120 140 160 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) maximum typical typical 0.0 0.5 1.0 1.5 2.0 2.5 3.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) typical: statistical mean @25c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 146 ? 2007 microchip technology inc. figure 16-18: maximum wdt i pd vs. v dd over temperature figure 16-19: wdt period vs. v dd over temperature maximum max. 125c max. 85c 0.0 5.0 10.0 15.0 20.0 25.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) maximum: mean (worst-case temp) + 3 (-40c to 125c) minimum typical 10 12 14 16 18 20 22 24 26 28 30 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) time (ms) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) max. (125c) max. (85c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 147 pic12f683 figure 16-20: wdt period vs. temperature over v dd (5.0v) figure 16-21: cv ref i pd vs. v dd over temperature (high range) vdd = 5v 10 12 14 16 18 20 22 24 26 28 30 -40c 25c 85c 125c temperature ( c) time (ms) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) maximum typical minimum high range typical max. 85c 0 20 40 60 80 100 120 140 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) max. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 148 ? 2007 microchip technology inc. figure 16-22: cv ref i pd vs. v dd over temperature (low range) figure 16-23: v ol vs. i ol over temperature (v dd = 3.0v) typical max. 85c 0 20 40 60 80 100 120 140 160 180 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( a) max. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) (vdd = 3v, -40c to 125c) 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0 i ol (ma) v ol (v) max. 85c max. 125c typical 25c min. -40c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 149 pic12f683 figure 16-24: v ol vs. i ol over temperature (v dd = 5.0v) figure 16-25: v oh vs. i oh over temperature (v dd = 3.0v) 0.00 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 0.45 5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0 i ol (ma) v ol (v) typical: statistical mean @25c maximum: means + 3 (-40c to 125c) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) max. 85c typ. 25c min. -40c max. 125c 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 -4.0 -3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 i oh (ma) v oh (v) typ. 25c max. -40c min. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 150 ? 2007 microchip technology inc. figure 16-26: v oh vs. i oh over temperature (v dd = 5.0v) figure 16-27: ttl input threshold v in vs. v dd over temperature (vdd = 5v, -40c to 125c) 3.0 3.5 4.0 4.5 5.0 5.5 -5.0 -4.5 -4.0 -3.5 -3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0 i oh (ma) v oh (v) max. -40c typ. 25c min. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) (ttl input, -40c to 125c) 0.5 0.7 0.9 1.1 1.3 1.5 1.7 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) v in (v) typ. 25c max. -40c min. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 151 pic12f683 figure 16-28: schmitt trigger input threshold v in vs. v dd over temperature figure 16-29: t1osc i pd vs. v dd over temperature (32 khz) (st input, -40c to 125c) 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) v in (v) v ih max. 125c v ih min. -40c v il min. 125c v il max. -40c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) typ. 25c max. 85c max. 125c 0.0 5.0 10.0 15.0 20.0 25.0 30.0 35.0 40.0 45.0 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) i pd ( m a) maximum: mean + 3 (-40c to 125c) typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 152 ? 2007 microchip technology inc. figure 16-30: comparator response time (rising edge) figure 16-31: comparator response time (falling edge) 531 806 0 100 200 300 400 500 600 700 800 900 1000 2.0 2.5 4.0 5.5 v dd (v) response time (ns) max. 85c typ. 25c min. -40c max. 125c note: v- input = transition from v cm + 100 m v to v cm - 20 m v v+ input = v cm v cm = v dd - 1.5v)/2 0 100 200 300 400 500 600 700 800 900 1000 2.0 2.5 4.0 5.5 v dd (v) response time (ns) max. 85c typ. 25c min. -40c max. 125c note: v- input = transition from v cm - 100 m v to v cm + 20 m v v+ input = v cm v cm = v dd - 1.5v)/2 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 153 pic12f683 figure 16-32: lfintosc frequency vs. v dd over temperature (31 khz) figure 16-33: adc clock period vs. v dd over temperature lfintosc 31khz 0 5,000 10,000 15,000 20,000 25,000 30,000 35,000 40,000 45,000 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) frequency (hz) max. -40c typ. 25c min. 85c min. 125c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) 0 2 4 6 8 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) time ( s) 25c 85c 125c -40c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
pic12f683 ds41211d-page 154 ? 2007 microchip technology inc. figure 16-34: typical hfintosc start-up times vs. v dd over temperature figure 16-35: maximum hfintosc start-up times vs. v dd over temperature 0 2 4 6 8 10 12 14 16 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) time ( s) 85c 25c -40c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) -40c to +85c 0 5 10 15 20 25 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) time ( s) -40c 85c 25c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 155 pic12f683 figure 16-36: minimum hfintosc start-up times vs. v dd over temperature figure 16-37: typical hfintosc frequency change vs. v dd (25c) -40c to +85c 0 1 2 3 4 5 6 7 8 9 10 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) time ( s) -40c 25c 85c typical: statistical mean @25c maximum: mean (worst-case temp) + 3 (-40c to 125c) -5 -4 -3 -2 -1 0 1 2 3 4 5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) change from calibration (%) downloaded from: http:///
pic12f683 ds41211d-page 156 ? 2007 microchip technology inc. figure 16-38: typical hfintosc frequency change over device v dd (85c) figure 16-39: typical hfintosc frequency change vs. v dd (125c) -5 -4 -3 -2 -1 0 1 2 3 4 5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) change from calibration (%) -5 -4 -3 -2 -1 0 1 2 3 4 5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) change from calibration (%) downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 157 pic12f683 figure 16-40: typical hfintosc frequency change vs. v dd (-40c) -5 -4 -3 -2 -1 0 1 2 3 4 5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 v dd (v) change from calibration (%) downloaded from: http:///
pic12f683 ds41211d-page 158 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 159 pic12f683 17.0 packaging information 17.1 package marking information * standard pic ? device marking consists of microchip part number, year code, week code and traceability code. for pic device marking beyond this, certain price adders apply. please check with your microchip sales office. for qtp devices, any special marking adders are included in qtp price. xxxxxnnn 8-lead pdip xxxxxxxx yyww i/p 017 example 12f683 0415 8-lead soic (3.90 mm) xxxxxxxx xxxxyyww nnn example 12f683 i/sn0415 017 legend: xx...x customer-specific information y year code (last digit of calendar year) yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week 01) nnn alphanumeric traceability code pb-free jedec designator for matte tin (sn) * this package is pb-free. the pb-free jedec designator ( ) can be found on the outer packaging for this package. note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. 3 e 3 e xxxxxx 8-lead dfn (4x4x0.9 mm) xxxxxx yyww nnn 12f683 example i/md 0415 017 xxxxxxx 8-lead dfn-s (6x5 mm) xxxxxxx xxyyww nnn 12f683 example i/mf 0415 017 3 e 3 e 3 e 3 e downloaded from: http:///
pic12f683 ds41211d-page 160 ? 2007 microchip technology inc. 17.2 package details the following sections give the technical details of the packages. 8-lead plastic dual in-line (p or pa) C 300 mil body [pdip] n otes: 1 . pin 1 visual index feature may vary, but must be located with the hatched area. 2 . significant characteristic. 3 . dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010" per side. 4 . dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units inches dimension limits min nom max number of pins n 8 pitch e .100 bsc top to seating plane a C C .210 molded package thickness a2 .115 .130 .195 base to seating plane a1 .015 C C shoulder to shoulder width e .290 .310 .325 molded package width e1 .240 .250 .280 overall length d .348 .365 .400 tip to seating plane l .115 .130 .150 lead thickness c .008 .010 .015 upper lead width b1 .040 .060 .070 lower lead width b .014 .018 .022 overall row spacing eb C C .430 n e1 note 1 d 12 3 a a1 a2 l b1 b e e e b c microchip technology drawing c04-018 b downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 161 pic12f683 8-lead plastic small outline (sn or oa) C narrow, 3.90 mm body [soic] notes: 1. pin 1 visual index feature may vary, but must be located within the hatched area. 2. significant characteristic. 3. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.15 mm per side. 4. dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units millimeters dimension limits min nom max number of pins n 8 pitch e 1.27 bsc overall height a C C 1.75 molded package thickness a2 1.25 C C standoff a1 0.10 C 0.25 overall width e 6.00 bsc molded package width e1 3.90 bsc overall length d 4.90 bsc chamfer (optional) h 0.25 C 0.50 foot length l 0.40 C 1.27 footprint l1 1.04 ref foot angle 0 C 8 lead thickness c 0.17 C 0.25 lead width b 0.31 C 0.51 mold draft angle top 5 C 15 mold draft angle bottom 5 C 15 d n e e e1 note 1 12 3 b a a1 a2 l l1 c h h microchip technology drawing c04-057 b downloaded from: http:///
pic12f683 ds41211d-page 162 ? 2007 microchip technology inc. 8-lead plastic dual flat, no lead package (md) C 4x4x0.9 mm body [dfn] n otes: 1 . pin 1 visual index feature may vary, but must be located within the hatched area. 2 . package may have one or more exposed tie bars at ends. 3 . package is saw singulated. 4 . dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units millimeters dimension limits min nom max number of pins n 8 pitch e 0.80 bsc overall height a 0.80 0.90 1.00 standoff a1 0.00 0.02 0.05 contact thickness a3 0.20 ref overall length d 4.00 bsc exposed pad width e2 0.00 2.20 2.80 overall width e 4.00 bsc exposed pad length d2 0.00 3.00 3.60 contact width b 0.25 0.30 0.35 contact length l 0.30 0.55 0.65 contact-to-exposed pad k 0.20 C C d n e note 1 1 2 a 3 a a1 note 2 note 1 d2 1 2 e2 l n e b k exposed pad top vie bottom vie microchip technology drawing c04-131 c downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 163 pic12f683 8-lead plastic dual flat, no lead package (mf) C 6x5 mm body [dfn-s] punch singulated notes: 1. pin 1 visual index feature may vary, but must be located within the hatched area. 2. package may have one or more exposed tie bars at ends. 3. dimensioning and tolerancing per asme y14.5m. bsc: basic dimension. theoretically exact value shown without tolerances. ref: reference dimension, usually without tolerance, for information purposes only. note: for the most current package drawings, please see the microchip packaging specification located at http://www.microchip.com/packaging units millimeters dimension limits min nom max number of pins n 8 pitch e 1.27 bsc overall height a C 0.85 1.00 molded package thickness a2 C 0.65 0.80 standoff a1 0.00 0.01 0.05 base thickness a3 0.20 ref overall length d 4.92 bsc molded package length d1 4.67 bsc exposed pad length d2 3.85 4.00 4.15 overall width e 5.99 bsc molded package width e1 5.74 bsc exposed pad width e2 2.16 2.31 2.46 contact width b 0.35 0.40 0.47 contact length l 0.50 0.60 0.75 contact-to-exposed pad k 0.20 C C model draft angle top C C 12 note 2 a 3 a2 a1 a note 1 note 1 exposed pad bottom vie 1 2 d2 2 1 e2 k l n e b e e1 d d1 n top vie microchip technology drawing c04-113 b downloaded from: http:///
pic12f683 ds41211d-page 164 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 165 pic12f683 appendix a: data sheet revision history revision a this is a new data sheet. revision b rewrites of the oscillator and special features of the cpu sections. general corrections to figures and formatting. revision c revisions throughout document. incorporated golden chapters. revision d replaced package drawings; revised product id section (sn package to 3.90 mm); replaced picmicro with pic; replaced dev tool section. appendix b: migrating from other pic ? devices this discusses some of the issues in migrating from other pic devices to the pic12f683 device. b.1 pic16f676 to pic12f683 table b-1: feature comparison feature pic16f676 pic12f683 max operating speed 20 mhz 20 mhz max program memory (words) 1024 2048 sram (bytes) 64 128 a/d resolution 10-bit 10-bit data eeprom (bytes) 128 256 timers (8/16-bit) 1/1 2/1 oscillator modes 8 8 brown-out reset y y internal pull-ups ra0/1/2/4/5 gp0/1/2/4/5, mclr interrupt-on-change ra0/1/2/3/4/5 gp0/1/2/3/4/5 comparator 1 1 eccp n n ultra low-power wake-up ny extended wdt n y software control option of wdt/bor ny intosc frequencies 4mhz 32khz- 8mhz clock switching n y note: this device has been designed to perform to the parameters of its data sheet. it has been tested to an electrical specification designed to determine its conformance with these parameters. due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. these differences may cause this device to perform differently in your application than the earlier version of this device. downloaded from: http:///
pic12f683 ds41211d-page 166 ? 2007 microchip technology inc. notes: downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 167 pic12f683 indexa a/d specifications........................................... ......... 133, 134 absolute maximum ratings .............................................. 115 ac characteristics industrial and extended .......................................... .. 125 load conditions ............................................... ......... 124 adc .................................................................................... 61 acquisition requirements .......................................... . 67 associated registers.................................................... 69 block diagram............................................................. 61 calculating acquisition time....................................... 67 channel selection............................................. .......... 61 configuration............................................................... 61 configuring interrupt ................................................... 6 4 conversion clock........................................................ 62 conversion procedure .............................................. .. 64 gpio configuration..................................................... 61 internal sampling switch (r ss ) i mpedance ................ 67 interrupts..................................................................... 63 operation .................................................................... 63 operation during sleep .............................................. 64 reference voltage (v ref )........................................... 62 result formatting........................................................ 63 source impedance.............................................. ........ 67 special event trigger.................................................. 64 starting an a/d conversion ........................................ 63 adcon0 register............................................................... 65 adresh register (adfm = 0) ........................................... 66 adresh register (adfm = 1) ........................................... 66 adresl register (adfm = 0)............................................ 66 adresl register (adfm = 1)............................................ 66 analog input connection considerations............................ 52 analog-to-digital converter. see adc ansel register.................................................................. 33 assembler mpasm assembler................................................... 112 b block diagrams (ccp) capture mode operation ................................. 76 adc ............................................................................ 61 adc transfer function ............................................... 68 analog input model .............................................. . 52, 68 ccp pwm................................................................... 78 clock source............................................................... 19 comparator ................................................................. 51 compare ..................................................................... 77 crystal operation ........................................................ 2 2 external rc mode....................................................... 23 fail-safe clock monitor (fscm) ................................. 29 gp1 pin....................................................................... 37 gp2 pin....................................................................... 37 gp3 pin....................................................................... 38 gp4 pin....................................................................... 38 gp5 pin....................................................................... 39 in-circuit serial programming connections.............. 100 interrupt logic ............................................................. 93 mclr circuit............................................................... 86 on-chip reset circuit ................................................. 85 pic12f683.................................................................... 5 resonator operation............................................... .... 22 timer1......................................................................... 44 timer2 ........................................................................ 49 tmr0/wdt prescaler ................................................ 41 watchdog timer (wdt)......................................... ..... 96 brown-out reset (bor)...................................................... 87 associated .................................................................. 88 calibration .................................................................. 87 specifications ........................................................... 129 timing and characteristics ....................................... 128 c c compilers mplab c18.............................................................. 112 mplab c30.............................................................. 112 calibration bits.................................................................... 85 capture module. see capture/compare/pwm (ccp) capture/compare/pwm (ccp) .......................................... 75 associated registers w/ capture, compare and timer1 .............................................. ........... 81 associated registers w/ pwm and timer2.................. 81 capture mode............................................................. 76 ccpx pin configuration.............................................. 76 compare mode........................................................... 77 ccpx pin configuration...................................... 77 software interrupt mode ............................... 76, 77 special event trigger ......................................... 77 timer1 mode selection................................. 76, 77 prescaler .................................................................... 76 pwm mode................................................................. 78 duty cycle .......................................................... 79 effects of reset .................................................. 80 example pwm frequencies and resolutions, 20 mhz.................................. 79 example pwm frequencies and resolutions, 8 mhz .................................... 79 operation in sleep mode.................................... 80 setup for operation ............................................ 80 system clock frequency changes .................... 80 pwm period ............................................................... 79 setup for pwm operation .......................................... 80 timer resources ........................................................ 75 ccp. see capture/compare/pwm (ccp) ccp1con register............................................................ 75 clock sources external modes............................................... ............ 21 ec ...................................................................... 21 hs ...................................................................... 22 lp ....................................................................... 22 ost .................................................................... 21 rc ...................................................................... 23 xt ....................................................................... 22 internal modes.............................................. .............. 23 frequency selection.......................................... . 25 hfintosc ......................................................... 23 intosc .............................................................. 23 intoscio .......................................................... 23 lfintosc.......................................................... 25 clock switching .................................................................. 27 code examples a/d conversion .......................................................... 64 assigning prescaler to timer0.................................... 42 assigning prescaler to wdt....................................... 42 changing between capture prescalers ..................... 76 data eeprom read.................................................. 73 data eeprom write .................................................. 73 downloaded from: http:///
pic12f683 ds41211d-page 168 ? 2007 microchip technology inc. indirect addressing ..................................................... 18 initializing gpio .......................................................... 31 saving status and w registers in ram ................. 95 ultra low-power wake-up initialization ...................... 35 write verify ................................................................. 73 code protection ............................................... ................... 99 comparator ......................................................................... 51 c2out as t1 gate ..................................................... 57 configurations............................................................. 53 i/o operating modes............................................ ....... 53 interrupts..................................................................... 55 operation .............................................................. 51, 54 operation during sleep .............................................. 56 response time ............................................... ............ 54 synchronizing cout w/timer1 .................................. 57 comparator module associated registers.................................................... 59 comparator voltage reference (cv ref ) response time ............................................... ............ 54 comparator voltage reference (cv ref ) ............................ 58 effects of a reset........................................................ 56 specifications............................................................ 132 comparators c2out as t1 gate ..................................................... 45 effects of a reset........................................................ 56 specifications............................................................ 132 compare module. see capture/compare/pwm (ccp) config register................................................................ 84 configuration bits.............................................................. .. 83 cpu features ..................................................................... 83 customer change notification service ............................. 171 customer notification service........................................... 171 customer support ............................................... .............. 171 d data eeprom memory associated registers .................................................. 74 code protection ............................................... ..... 71, 74 data memory organization ........................................ ........... 7 map of the pic12f683 .................................................. 8 dc and ac characteristics graphs and tables .............................................. ..... 137 dc characteristics extended and industrial ............................................ 121 industrial and extended .......................................... .. 117 development support ............................................... ........ 111 device overview ................................................................... 5 e eeadr register ................................................................. 71 eecon1 register ............................................................... 72 eecon2 register ............................................................... 72 eedat register.................................................................. 71 eeprom data memory avoiding spurious write.............................................. 7 4 reading.................................................. ..................... 73 write verify ................................................................. 73 writing ......................................................................... 73 effects of reset pwm mode ................................................................. 80 electrical specifications .................................................... 115 enhanced capture/compare/pwm (eccp) specifications............................................................ 131 errata .................................................................................... 3 f fail-safe clock monitor .................................................. .... 29 fail-safe condition clearing....................................... 29 fail-safe detection ..................................................... 29 fail-safe operation..................................................... 29 reset or wake-up from sleep .................................... 29 firmware instructions ....................................................... 101 fuses. see configuration bits g general purpose register file ........................................... .. 8 gpio................................................................................... 31 additional pin functions ........................................... .. 32 ansel register ................................................. 32 interrupt-on-change ........................................... 32 ultra low-power wake-up............................ 32, 35 weak pull-up ...................................................... 32 associated registers .................................................. 39 gp0 ............................................................................ 36 gp1 ............................................................................ 37 gp2 ............................................................................ 37 gp3 ............................................................................ 38 gp4 ............................................................................ 38 gp5 ............................................................................ 39 pin descriptions and diagrams .................................. 36 specifications ........................................................... 127 gpio register .................................................................... 31 i id locations...................................................................... .. 99 in-circuit debugger.............................................. ............. 100 in-circuit serial programming (icsp)............................... 100 indirect addressing, indf and fsr registers ................... 18 instruction format............................................................. 101 instruction set................................................................... 101 addlw..................................................................... 103 addwf..................................................................... 103 andlw..................................................................... 103 andwf..................................................................... 103 bcf .......................................................................... 103 bsf........................................................................... 103 btfsc ...................................................................... 103 btfss ...................................................................... 104 call......................................................................... 104 clrf ........................................................................ 104 clrw ....................................................................... 104 clrwdt .................................................................. 104 comf ....................................................................... 104 decf ........................................................................ 104 decfsz ................................................................... 105 goto ....................................................................... 105 incf ......................................................................... 105 incfsz..................................................................... 105 iorlw ...................................................................... 105 iorwf...................................................................... 105 movf ....................................................................... 106 movlw .................................................................... 106 movwf .................................................................... 106 nop .......................................................................... 106 retfie ..................................................................... 107 retlw ..................................................................... 107 return................................................................... 107 rlf ........................................................................... 108 rrf .......................................................................... 108 sleep ...................................................................... 108 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 169 pic12f683 sublw ..................................................................... 108 subwf ..................................................................... 109 swapf ..................................................................... 109 xorlw..................................................................... 109 xorwf..................................................................... 109 intcon register................................................................ 14 internal oscillator block intosc specifications........................................... . 126, 127 internal sampling switch (r ss ) i mpedance ........................ 67 internet address................................................................ 171 interrupts............................................................................. 92 adc ............................................................................ 64 associated registers .................................................. 94 comparator ................................................................. 55 context saving............................................................ 95 data eeprom memory write .................................... 72 gp2/int ...................................................................... 92 gpio interrupt-on-change ....................................... ... 93 interrupt-on-change............................................ ........ 32 timer0......................................................................... 93 tmr1 .......................................................................... 46 intosc specifications .......................................... ... 126, 127 ioc register ....................................................................... 34 l load conditions ............................................... ................. 124 mmclr .................................................................................. 86 internal ........................................................................ 86 memory organization data eeprom memory.............................................. 71 microchip internet web site .............................................. 171 migrating from other pic devices ..................................... 165 mplab asm30 assembler, linker, librarian ................... 112 mplab icd 2 in-circuit debugger ................................... 113 mplab ice 2000 high-performance universal in-circuit emulator .................................................... 113 mplab ice 4000 high-performance universal in-circuit emulator .................................................... 113 mplab integrated development environment software .. 111 mplab pm3 device programmer .................................... 113 mplink object linker/mplib object librarian ................ 112 o opcode field descriptions ............................................. 101 option register.......................................................... 13, 43 osccon register.............................................................. 20 oscillator associated registers.............................................. 30, 48 oscillator module ................................................................ 19 ec ............................................................................... 19 hfintosc.................................................................. 19 hs ............................................................................... 19 intosc ...................................................................... 19 intoscio................................................................... 19 lfintosc .................................................................. 19 lp................................................................................ 19 rc............................................................................... 19 rcio ........................................................................... 19 xt ............................................................................... 19 oscillator parameters ....................................................... 126 oscillator specifications.................................................... 125 oscillator start-up timer (ost) specifications............................................................ 129 oscillator switching fail-safe clock monitor .............................................. 29 two-speed clock start-up ......................................... 27 osctune register............................................................ 24 p packaging ......................................................................... 159 details....................................................................... 160 marking..................................................................... 159 pcl and pclath................................................ ............... 18 computed goto ....................................................... 18 stack........................................................................... 18 pcon register ............................................................. 17, 88 picstart plus development programmer..................... 114 pie1 register ..................................................................... 15 pin diagram .......................................................................... 2 pinout descriptions pic12f683 ................................................................... 6 pir1 register ..................................................................... 16 power-down mode (sleep)............................................... .. 98 power-on reset (por) ...................................................... 86 power-up timer (pwrt) .................................................... 86 specifications ........................................................... 129 precision internal oscillator parameters .......................... 127 prescaler shared wdt/timer0................................................... 42 switching prescaler assignment ................................ 42 program memory organization........................................... .. 7 map and stack for the pic12f683 ............................... 7 programming, device instructions.................................. .. 101 r reader response................................................. ............ 172 read-modify-write operations ......................................... 101 registers adcon0 (adc control 0) .......................................... 65 adresh (adc result high) with adfm = 0) ............ 66 adresh (adc result high) with adfm = 1) ............ 66 adresl (adc result low) with adfm = 0).............. 66 adresl (adc result low) with adfm = 1).............. 66 ansel (analog select) .............................................. 33 ccp1con (ccp1 control) ........................................ 75 cmcon0 (comparator control) register................... 56 cmcon1 (comparator control) register................... 57 config (configuration word) ................................... 84 eeadr (eeprom address) ...................................... 71 eecon1 (eeprom control 1) .................................. 72 eecon2 (eeprom control 2) .................................. 72 eedat (eeprom data) ............................................ 71 gpio........................................................................... 31 intcon (interrupt control) ........................................ 14 ioc (interrupt-on-change gpio) ............................... 34 option_reg (option)..................................... 13, 43 osccon (oscillator control)..................................... 20 osctune (oscillator tuning).................................... 24 pcon (power control register)................................. 17 pcon (power control) ............................................... 88 pie1 (peripheral interrupt enable 1) .......................... 15 pir1 (peripheral interrupt register 1) ........................ 16 reset values .............................................................. 90 reset values (special registers)............................... 91 status ..................................................................... 12 t1con ....................................................................... 47 t2con ....................................................................... 50 trisio (tri-state gpio) ............................................ 32 vrcon (voltage reference control) ......................... 58 downloaded from: http:///
pic12f683 ds41211d-page 170 ? 2007 microchip technology inc. wdtcon (watchdog timer control).......................... 97 wpu (weak pull-up gpio) ........................................ 34 resets ................................................................................. 85 brown-out reset (bor) .............................................. 85 mclr reset, normal operation ................................. 85 mclr reset, sleep .................................................... 85 power-on reset (por) ............................................... 85 wdt reset, normal operation ................................... 85 wdt reset, sleep ...................................................... 85 revision history ................................................................ 1 65 ssleep power-down mode ..................................................... 98 wake-up...................................................................... 98 wake-up using interrupts ........................................... 98 software simulator (mplab sim)..................................... 112 special event trigger.......................................................... 64 special function registers ................................................... 8 status register................................................................ 12 t t1con register.................................................................. 47 t2con register.................................................................. 50 thermal considerations .................................................... 123 time-out sequence............................................ ................. 88 timer0 ................................................................................. 41 associated registers .................................................. 43 external clock............................................................. 42 interrupt................................................................. 13, 43 operation .............................................................. 41, 44 specifications............................................................ 130 t0cki .......................................................................... 42 timer1 ................................................................................. 44 associated registers.................................................... 48 asynchronous counter mode ..................................... 45 reading and writing ........................................... 45 interrupt....................................................................... 46 modes of operation ............................................. ....... 44 operation during sleep .............................................. 46 oscillator ..................................................................... 45 prescaler..................................................................... 45 specifications............................................................ 130 timer1 gate inverting gate ..................................................... 45 selecting source........................................... 45, 57 synchronizing cout w/timer1 .......................... 57 tmr1h register ......................................................... 44 tmr1l register.......................................................... 44 timer2 associated registers.................................................... 50 timers timer1 t1con................................................................ 47 timer2 t2con................................................................ 50 timing diagrams a/d conversion ......................................................... 135 a/d conversion (sleep mode) .................................. 135 brown-out reset (bor) ............................................ 128 brown-out reset situations ........................................ 87 clkout and i/o............................................. .......... 127 clock timing ............................................................. 125 comparator output ..................................................... 51 enhanced capture/compare/pwm (eccp) ............. 131 fail-safe clock monitor (fscm) ................................. 30 int pin interrupt ......................................................... 94 internal oscillator switch timing ................................ 26 reset, wdt, ost and power-up timer ................... 128 time-out sequence on power-up (delayed mclr )...89 time-out sequence on power-up (mclr with v dd )..89 timer0 and timer1 external clock ........................... 130 timer1 incrementing edge ......................................... 46 two speed start-up.......................................... .......... 28 wake-up from sleep through interrupt ...................... 99 timing parameter symbology .......................................... 124 trisio register ................................................................. 32 two-speed clock start-up mode........................................ 27 u ultra low-power wake-up............................................ 32, 3 5 v voltage reference. see comparator voltage reference (cv ref ) voltage references associated registers ................................................... 59 v ref . s ee adc reference voltage w wake-up using interrupts ................................................... 98 watchdog timer (wdt)......................................... ............. 96 associated registers .................................................. 97 clock source .............................................................. 96 modes......................................................................... 96 period ......................................................................... 96 specifications ........................................................... 129 wdtcon register ............................................................. 97 wpu register ..................................................................... 34 www address ................................................................. 171 www, on-line support .................... ................................... 3 downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 171 pic12f683 the microchip web site microchip provides online support via our www site at www.microchip.com. this web site is used as a means to make files and information easily available to customers. accessible by using your favorite internet browser, the web site contains the following informa- tion: ? product support C data sheets and errata, appli- cation notes and sample programs, design resources, users guides and hardware support documents, latest software releases and archived software ? general technical support C frequently asked questions (faq), technical support requests, online discussion groups, microchip consultant program member listing ? business of microchip C product selector and ordering guides, latest microchip press releases, listing of seminars and events, listings of micro- chip sales offices, distributors and factory repre- sentatives customer change notification service microchips customer notification service helps keep customers current on microchip products. subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a spec- ified product family or development tool of interest. to register, access the microchip web site at www.microchip.com, click on customer change notifi- cation and follow the registration instructions. customer support users of microchip products can receive assistance through several channels: ? distributor or representative ? local sales office ? field application engineer (fae) ? technical support ? development systems information line customers should contact their distributor, representa- tive or field application engineer (fae) for support. local sales offices are also available to help custom- ers. a listing of sales offices and locations is included in the back of this document. technical support is available through the web site at: http://support.microchip.com downloaded from: http:///
pic12f683 ds41211d-page 172 ? 2007 microchip technology inc. reader response it is our intention to provide you with the best documentation possible to ensure successful use of your microchip prod- uct. if you wish to provide your comments on organization, clarity, subject matter, and ways in wh ich our documentation can better serve you, please fax your comments to the technical publications manager at (480) 792-4150. please list the following information, and use this outline to provide us with your comments about this docume nt. to : technical publications manager re: reader response total pages sent ________ from: name company address city / state / zip / country telephone: (_______) _________ - _________ application (optional): would you like a reply? y n device: literature number: questions: fax: (______) _________ - _________ ds41211d pic12f683 1. what are the best features of this document? 2. how does this document meet your hardware and software development needs? 3. do you find the organization of this document easy to follow? if not, why? 4. what additions to the document do you think would enhance the structure and subject? 5. what deletions from the document could be made without affecting the overall usefulness? 6. is there any incorrect or misleading information (what and where)? 7. how would you improve this document? downloaded from: http:///
? 2007 microchip technology inc. ds41211d-page 173 pic12f683 product identification system to order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office . part no. x /xx xxx pattern package temperature range device device: pic12f683 (1) , pic12f683t (2) v dd range 2.0v to 5.5v temperature range: i= - 4 0 c to +85 c(industrial) e= - 4 0 c to +125 c (extended) package: p = plastic dip md = dual-flat, no leads (dfn-s, 4x4x0.9 mm) mf = dual-flat, no leads (dfn-s, 6x5 mm) sn = 8-lead small outline (3.90 mm) pattern: 3-digit pattern code for qtp (blank otherwise) examples: a) pic12f683-e/p 301 = extended temp., pdip package, 20 mhz, qtp pattern #301 b) pic12f683-i/sn = industrial temp., soic package, 20 mhz note 1: f = standard voltage range lf = wide voltage range 2: t = in tape and reel plcc, and tqfp packages only. downloaded from: http:///
ds41211d-page 174 ? 2007 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: http://support.microchip.com web address: www.microchip.com atlanta duluth, ga tel: 678-957-9614 fax: 678-957-1455 boston westborough, ma tel: 774-760-0087 fax: 774-760-0088 chicago itasca, il tel: 630-285-0071 fax: 630-285-0075 dallas addison, tx tel: 972-818-7423 fax: 972-818-2924 detroit farmington hills, mi tel: 248-538-2250 fax: 248-538-2260 kokomo kokomo, in tel: 765-864-8360 fax: 765-864-8387 los angeles mission viejo, ca tel: 949-462-9523 fax: 949-462-9608 santa clara santa clara, ca tel: 408-961-6444 fax: 408-961-6445 toronto mississauga, ontario, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific asia pacific office suites 3707-14, 37th floor tower 6, the gateway habour city, kowloon hong kong tel: 852-2401-1200 fax: 852-2401-3431 australia - sydney tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing tel: 86-10-8528-2100 fax: 86-10-8528-2104 china - chengdu tel: 86-28-8665-5511 fax: 86-28-8665-7889 china - fuzhou tel: 86-591-8750-3506 fax: 86-591-8750-3521 china - hong kong sar tel: 852-2401-1200 fax: 852-2401-3431 china - qingdao tel: 86-532-8502-7355 fax: 86-532-8502-7205 china - shanghai tel: 86-21-5407-5533 fax: 86-21-5407-5066 china - shenyang tel: 86-24-2334-2829 fax: 86-24-2334-2393 china - shenzhen tel: 86-755-8203-2660 fax: 86-755-8203-1760 china - shunde tel: 86-757-2839-5507 fax: 86-757-2839-5571 china - wuhan tel: 86-27-5980-5300 fax: 86-27-5980-5118 china - xian tel: 86-29-8833-7250 fax: 86-29-8833-7256 asia/pacific india - bangalore tel: 91-80-4182-8400 fax: 91-80-4182-8422 india - new delhi tel: 91-11-4160-8631 fax: 91-11-4160-8632 india - pune tel: 91-20-2566-1512 fax: 91-20-2566-1513 japan - yokohama tel: 81-45-471- 6166 fax: 81-45-471-6122 korea - gumi tel: 82-54-473-4301 fax: 82-54-473-4302 korea - seoul tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 malaysia - penang tel: 60-4-646-8870 fax: 60-4-646-5086 philippines - manila tel: 63-2-634-9065 fax: 63-2-634-9069 singapore tel: 65-6334-8870 fax: 65-6334-8850 taiwan - hsin chu tel: 886-3-572-9526 fax: 886-3-572-6459 taiwan - kaohsiung tel: 886-7-536-4818 fax: 886-7-536-4803 taiwan - taipei tel: 886-2-2500-6610 fax: 886-2-2508-0102 thailand - bangkok tel: 66-2-694-1351 fax: 66-2-694-1350 europe austria - wels tel: 43-7242-2244-39 fax: 43-7242-2244-393 denmark - copenhagen tel: 45-4450-2828 fax: 45-4485-2829 france - paris tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany - munich tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy - milan tel: 39-0331-742611 fax: 39-0331-466781 netherlands - drunen tel: 31-416-690399 fax: 31-416-690340 spain - madrid tel: 34-91-708-08-90 fax: 34-91-708-08-91 uk - wokingham tel: 44-118-921-5869 fax: 44-118-921-5820 w orldwide s ales and s ervice 12/08/06 downloaded from: http:///

▲Up To Search▲

Price & Availability of PIC12F683-ISNV01

	To Download PIC12F683-ISNV01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .